# **RV32 REFERENCE CARD**

## **RV32IMFD** Registers and Assembler Directives

Register	ABI Name	Description	Saver*
x0	zero	Zero constant	_
x1	ra	Return address	Caller
x2	sp	Stack pointer	_
x3	gp	Global pointer	_
x4	tp	Thread pointer	Callee
x5-x7	t0-t2	Temporaries	Caller
x8	s0 / fp	Saved / frame pointer	Callee
x9	s1	Saved register	Callee
x10-x11	a0-a1	Funct. arguments/return values	Caller
x12-x17	a2-a7	Funct. arguments	Caller
x18-x27	s2-s11	Saved registers	Callee
x28-x31	t3-t6	Temporaries	Caller

<sup>\*</sup>Within a given function f, all registers marked as caller are considered temporary and do not need to be saved. All registers marked as callee must be saved at function entrance, if used.

Register	ABI Name	Description	Saver*
f0-f7	ft0-ft7	FP temporaries	Caller
f8-f9	fs0-fs1	FP saved registers	Callee
f10-f11	fa0-fa1	FP Funct. arguments/return values	Caller
f12-f17	fa2-fa7	FP Funct. arguments	Caller
f18-f27	fs2-fs11	FP saved registers	Callee
f28-f31	ft8-ft11	FP temporaries	Caller

#### **Assembler Directives:**

- DECLARATION OF SEGMENTS:
  - .data (for RW data) and .text (for program)
- DECLARATION OF DATA (WITHIN .data SEGMENT):
   .byte,.half,.word,.string initialized list of values/characters
   .zero N bytes initialized with value 0

#### **Instruction Formats**

	31 27	26 25	24 20	19 1	5 14 12	11 7	6 0
R-Type	funct7		rb	ra	funct3	rd	opcode
I-Type		imm <sub>[11:0]</sub>		ra	funct3	rd	opcode
S-Type	imm <sub>[11:5]</sub>		rb	ra	funct3	$imm_{[4:0]}$	opcode
B-Type	imm <sub>[12 10:5]</sub>		rb	ra	funct3	imm[4:1 11]	opcode
U-Type			imm <sub>[31:12]</sub>		•	rd	opcode
J-Type			imm <sub>[20   10:1   11   19:1</sub>	12]		rd	opcode
R3-Type	funct5	fmt	rb	ra	funct3	rd	opcode
R4-Type	rc	fmt	rb	ra	funct3	rd	opcode

Note: on B-Type and J-Type instructions the encoding omits bit 0 of the immediate field.

### **RV32IM Instructions**

Instruction	DTI Description	
1i		
Second   S		
auipc		
auipc		
auipc		
neg		
neg		
addi		
sub         xd,xa,xb         SUB         R         0110011         0x0         0x20         xd ← xa - xb           HUS         not         xd,xs         NOT         Pseudo-inst.: xori xd, xs, -1         xd ← xa & xb           and         xd,xa,xb         AND         R         0110011         0x7         0x00         xd ← xa & xb           andi         xd,xa,xb         AND         R         0110011         0x7         xd ← xa & xb           andi         xd,xa,xb         OR         R         0110011         0x7         xd ← xa & xb           andi         xd,xa,xb         OR         R         0110011         0x6         0x00         xd ← xa & xb           andi         xd,xa,xb         OR         R         0110011         0x6         0x00         xd ← xa & xb           andi         xd,xa,xb         OR         R         0110011         0x6         0x00         xd ← xa   xb           andi         xd,xa,xb         XOR         R         0110011         0x4         0x00         xd ← xa ^ xb           andi         xd,xa,imm         XOR         R         0110011         0x4         0x00         xd ← xa < xb[4:0]		
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$		
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$		
$\frac{1}{16}$ div xd,xa,xb Divide R 0110011 0x4 0x01 xd $\leftarrow$ xa / xb		
$\frac{1}{4}$ divu xd,xa,xb Divide (U) R 0110011 0x5 0x01 xd $\leftarrow$ xa / xb		
	)	
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		
$ \begin{bmatrix} \frac{2}{5} \\ \text{lw} \\ \text{xd,imm(xa)} \end{bmatrix} \text{Load Word} \qquad \begin{bmatrix} I \\ \text{0000011} \\ \text{I} \\ \text{0000011} \end{bmatrix} \text{0x2} \qquad \begin{cases} \text{xd} \leftarrow \text{M[xa+imm]} \text{(W)} \\ \text{xd} \leftarrow \text{M[xa+imm]} \text{(BU)} \end{cases} $		
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		
S  =  S  +  S  =  S  +  S  =  S  +  S  =  S  +  S  =  S  +  S  +  S  =  S  +  S	s xt)	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$		
sw xb,imm(xa) Store Word S 0100011 0x2 $M[xa+imm] \leftarrow xb_{[31:0]}$		

### **RV32IM Instructions (continued)**

	Instruc	tion	Name		En	coding	RTL Description	
	msu uc	LIOII	Name	Туре	Opcode	funct3	funct7	KIL Description
	slt	xd,xa,xb	Set Less Than	R	0110011	0x2	0x00	xd ← (xa < xb)?1:0
	slti	xd,xa,imm	Set Less Than Imm	I	0010011	0x2		xd ← (xa < imm)?1:0
بو	sltu	xd,xa,xb	Set Less Than (U)	R	0110011	0x3	0x00	$xd \leftarrow (xa < xb)?1:0$
paı	sltiu	xd,xa,imm	Set Less Than Imm (U)	I	0010011	0x3		xd ← (xa < imm)?1:0
Compare	seqz	xd,xs	Set Equal Zero	Pseud	o-inst.: slt	iu xd, xs	, 1	xd ← (xs == 0)?1:0
ŭ	snez	xd,xs	Set Not Equal Zero	Pseud	o-inst.: slt	u xd, x0,	xs	xd ← (xs != 0)?1:0
	sltz	xd,xs	Set Less Than Zero	Pseud	o-inst.: slt	xd, xs,	x0	xd ← (xs < 0)?1:0
	sgtz	xd,xs	Set Greater Than Zero	Pseud	o-inst.: slt	xd, x0,	xs	xd ← (xs > 0)?1:0
	beq	xa,xb,imm	Branch Equal	В	1100011	0x0		if(xa==xb) PC $\leftarrow$ PC + imm
	bne	xa,xb,imm	Branch Not Equal	В	1100011	0x1		if(xa!=xb) PC $\leftarrow$ PC + imm
	bgt	xs, xt, offset	Branch Greater Than	Pseud	o-inst.: blt	xt, xs,	offset	if (xs> xt) PC $\leftarrow$ symbol
	bge	xa,xb,imm	Branch Greater or Equal	В	1100011	0x5		if(xa>=xb) PC $\leftarrow$ PC + imm
	ble	xs, xt, offset	Branch Less or Equal	Pseud	o-inst.: bge	xt, xs,	offset	if (xs<=xt) PC $\leftarrow$ symbol
÷	blt	xa,xb,imm	Branch Less Than	В	1100011	0x4		if(xa< xb) PC $\leftarrow$ PC + imm
call, ret)	bgtu	xs, xt, offset	Branch Less Than (U)	Pseud	o-inst.: blt	u xt, xs,	offset	if (xs> xt) PC ← symbol
all,	bgeu	xa,xb,imm	Branch Greater or Equal (U)	В	1100011	0x7		if(xa>=xb) PC $\leftarrow$ PC + imm
	bleu	xs, xt, offset	Branch Less or Equal (U)	Pseud	o- <i>inst.:</i> bge	u xt, xs,	offset	if (xs<=xt) PC $\leftarrow$ symbol
Flow control (branch, jump,	bltu	xa,xb,imm	Branch Less Than (U)	В	1100011	0x6		if(xa< xb) PC $\leftarrow$ PC + imm
1.5	beqz	xs, symbol	Branch Equal Zero	l	o- <i>inst.:</i> beq			if (xs==0) PC $\leftarrow$ symbol
ch	bnez	xs, symbol	Branch Not Equal Zero	l	o- <i>inst</i> .: bne	, ,		if (xs!=0) PC $\leftarrow$ symbol
lan	blez	xs, symbol	Branch Less or Equal Zero	Pseud	o-inst.: bge	x0, xs,	offset	if (xs<=0) PC $\leftarrow$ symbol
9	bgez	xs, symbol	Branch Greater or Equal Zero		o-inst.: bge	, ,		if (xs>=0) PC $\leftarrow$ symbol
2	bltz	xs, symbol	Branch Less Than Zero		o-inst.: blt	, ,		if (xs< 0) PC $\leftarrow$ symbol
l Ħ	bgtz	xs, symbol	Branch Greater Than Zero		o-inst.: blt			if (xs> 0) PC $\leftarrow$ symbol
2	j	symbol	Jump		o-inst.: jal	x0, offs	et	PC ← symbol
<u>\</u> 0	jal	xd,imm	Jump And Link	J	1101111			$xd \leftarrow PC+4; PC \leftarrow PC + imm$
压	jal	symbol	Jump And Link To Symbol		o-inst.: jal			$x1 \leftarrow PC + 4$ ; $PC \leftarrow symbol$
	jr	XS	Jump Register		o-inst.: jal			PC ← xs
	jalr	XS	Jump And Link Register		o-inst.: jal		0	$x1 \leftarrow PC + 4$ ; $PC \leftarrow xs$
	jalr	xd,xa,imm	Jump And Link Register	I	1100111	0x0		$xd \leftarrow PC+4; PC \leftarrow xa + imm$
	call	symbol	Call subroutine		o-inst.: aui	_	$x1 \leftarrow PC + 4; PC \leftarrow symbol$	
	ret		Return from subroutine		o-inst.: jalı			PC ← x1
	ecall		Environment Call	I	1110011		others=0	$SEPC \leftarrow PC + 4; PC \leftarrow STVEC$
OS	ebreak	(	Environment Break	I	1110011		others=0	$SEPC \leftarrow PC + 4; PC \leftarrow STVEC$
	sret		Exception return	I	1110011	imm=0x10	02, others=0	PC ← SEPC

## $RV32FD\ Floating\ Point\ Instructions\ ({\rm not\ available\ on\ Ripes})$

	(-   - )		Name			Encoding	RTL Description		
				Type	Opcode	funct3	funct5	KIL Description	
	fl{w d}	fd,symbol	FP Load from Symbol	Pseud	lo-inst.: au	ipc + fl{w c	}	fd ← M[symbol]	
ST	fl{w d}	fd,imm(fa)	FP Load	I	0000111	{010 011}		fd ← M[fa+imm]	
Ę,	fs{w d}	fb,symbol,xt	FP Store to Symbol	Pseud	lo-inst.: au	ipc + fs{w c	}	$M[symbol] \leftarrow fb (modifies xt)$	
-	fs{w d}	fb,imm(fa)	FP Store	S	0100111	{010 011}		M[fa+imm] ← fb	
	fmv.{s d}	fd,fs	FP Sign Injection	Pseud	lo-inst.: fs	gnj.{s d} fo	,fs,fs	fd = fs	
	fsgnj.{s d}	fd,fa,fb	FP Sign Injection	R3	1010011	000	{0x10 0x11}	fd = abs(fa) * sgn(fb)	
	fsgnjn.{s d}	fd,fa,fb	FP Sign Neg Injection	R3	1010011	001	{0x10 0x11}	fd = abs(fa) * -sgn(fb)	
ve	fsgnjx.{s d}	fd,fa,fb	FP Sign Xor Injection	R3	1010011	010	{0x10 0x11}	fd = fa * sgn(fb)	
Move	fabs.{s d}	fd,fs	FP Absolute Value			gnjx.{s d} f		fd =  fs	
	fneg.{s d}	fd,fs	FP Negative Value	Pseud	lo-inst.: fs	gnjn.{s d} f	d,fs,fs	fd = -fs	
	fmin.{s d}	fd,fa,fb	FP Minimum	R3	1010011	000	{0x10 0x11}	fd = min(fa, fb)	
	fmax.{s d}	fd,fa,fb	FP Maximum	R3	1010011	001	{0x10 0x11}	fd = max(fa, fb)	
၁	fadd.{s d}	fd,fa,fb	FP Add	R3	1010011	rm	{0x00 0x01}	fd = fa + fb	
eti	fsub.{s d}	fd,fa,fb	FP Sub	R3	1010011	rm	{0x04 0x05}	fd = fa - fb	
1 🖺	fmul.{s d}	fd,fa,fb	FP Mul	R3	1010011	rm	{0x08 0x09}	fd = fa * fb	
Arithmetic	fdiv.{s d}	fd,fa,fb	FP Div	R3	1010011	rm	{0x0c 0x0d}	fd = fa / fb	
<	fsqrt.{s d}	fd,fa	FP Square Root	R3	1010011	rm	{0x2c 0x2d}	fd = sqrt(fa)	
	fmadd.{s d}	fd,fa,fb,fc	FP Fused Mul-Add	R4	1000011	rm		fd = fa * fb + fc	
Fused	fmsub.{s d}	fd,fa,fb,fc	FP Fused Mul-Sub	R4	1000111	rm		fd = fa * fb - fc	
l E	fnmadd.{s d}	fd,fa,fb,fc	FP Neg Fused Mul-Add	R4	1001111	rm		fd = -fa * fb + fc	
	fnmsub.{s d}	fd,fa,fb,fc	FP Neg Fused Mul-Sub	R4	1001011	rm		fd = -fa * fb - fc	
	fcvt.{s d}.w	fd,xa *	FP Conv from Sign Int	R3	1010011	rm	{0x68 0x69}	fd = (float) xa	
ب ا	fcvt.{s d}.wu	ıfd,xa *	FP Conv from Uns Int	R3	1010011	rm	{0x68 0x69}	fd = (float) xa	
Ver	fcvt.w.{s d}		FP Convert to Int	R3	1010011	rm	{0x60 0x61}	xd = (int32_t) fa	
Convert	fcvt.wu.{s d}	xd,fa *	FP Convert to Int	R3	1010011	rm	{0x60 0x61}	xd = (uint32_t) fa	
0	fmv.x.w	xd,fa	Move SP FP to Int	R3	1010011	000	0x70	xd = *((int*) &fa)	
	fmv.w.x	fd,xa	Move Int to SP FP	R3	1010011	000	0x78	fd = *((float*) &xa)	
e	feq.{s d}	xd,fa,fb	FP Equal	R3	1010011	010	{0x50 0x51}	xd = (fa == fb) ? 1 : 0	
paı	flt.{s d}	xd,fa,fb	FP Less Than	R3	1010011	001	{0x50 0x51}	xd = (fa < fb) ? 1 : 0	
Compare	fle.{s d}	xd,fa,fb	FP Less or Equal	R3	1010011	000	{0x50 0x51}	xd = (fa <= fb) ? 1 : 0	
Įŏ	fclass.{s d}	xd,fa	FP Classify	R3	1010011	001	{0x70 0x71}	xd = (fa type?):09	
-1-	To encode fout felds wand fout w felds ear vh-0: for fout felds wand fout w felds ear vh-1								

<sup>\* -</sup> To encode fcvt.{s|d}.w and fcvt.w.{s|d} set xb=0; for fcvt.{s|d}.w and fcvt.w.{s|d} set xb=1. rm - Floating point rounding mode. Set to "000" to select round to nearest.

 $\textbf{Observation:} \ \ \text{Designations f1} \{w \mid d\} \ \ \text{and fs} \{w \mid d\} \ \ \text{represent the corresponding instructions for SP FP load/store (f1w/fsw) and for DP FP load/store (f1w/fsw) and for$ load/store (fld/fsd). Similarly, designations  $f_{-}.\{s|d\}$  are used to represent the corresponding SP  $(f_{-}.s)$  and DP  $(f_{-}.d)$  instructions.

## Special purpose registers and instructions (not available on Ripes)

Relevant Control and Status Registers (CSRs):

Type	Register	Full Name	CSR ID
	sepc	Supervisor Exception PC	0x141
	scause	Supervisor Exception Cause	0x142
Exception	stvec	Supervisor Trap Vector Base Register	0x105
handling	sip	Supervisor Interrupt-Pending Register	0x144
	sie	Supervisor Interrupt-Enable Register	0x104
	sstatus	Supervisor Status Register	0x100
Virtual Memory	satp	Supervisor Address Translation and Protection	0x180

	31	 5	4	3	2	1	0	
scause			<nun< td=""><td>nber&gt;</td><td></td><td></td><td></td><td>state</td></nun<>	nber>				state
stvec			<add< td=""><td>ress&gt;</td><td></td><td></td><td></td><td>state</td></add<>	ress>				state
sie	INT31	 INT5	INT4	INT3	INT2	INT1	INT0	0 - I
sip	INT31	 INT5	INT4	INT3	INT2	INT1	INT0	0 - N
sstatus	-	 SPIE	-	-	-	GIE	-	1

tes the number of the first pending interruption tes the address of the Interrupt Service Routine

- Interruptions masked; 1 Interruptions enabled No pending interruption; 1 Pending interruption

GIE - Global Interrupt Enable (set to zero to disable ALL interruptions/exceptions). When entering an interrupt service routine (ISR), the value of GIE is first copied to SPIE and then set to zero. When leaving the ISR, its value is restored using SPIE.

SPIE - GIE backup copy. The value of GIE is automatically copied to SPIE when entering the interrupt service routine.

	Instruction		N	Encoding				DTI Description		
	Ilistruction		Name	Type	Opcode	funct3	funct5	RTL Description		
	csrrc xd,csr,xa	*	CSR read and clear	I	1110011	011		$xd \leftarrow CSR[csr]; CSR[csr] \leftarrow CSR[csr] \& \sim xa$		
	csrrcixd,csr,imm2	*	CSR read and clear	I	1110011	111		$xd \leftarrow CSR[csr]; CSR[csr] \leftarrow CSR[csr] \& \sim imm2$		
ers	csrrs xd,csr,xa	*	CSR read and set	I	1110011	010		$xd \leftarrow CSR[csr]; CSR[csr] \leftarrow CSR[csr] \mid xa$		
ist	csrrsixd,csr,imm2	*	CSR read and set	I	1110011	110		$xd \leftarrow CSR[csr]; CSR[csr] \leftarrow CSR[csr] \mid imm2$		
reg	csrrw xd,csr,xa	*	CSR read and write	I	1110011	001		xd ← CSR[csr]; CSR[csr] ← xa		
SR	csrrwixd,csr,imm2	*	CSR read and write	I	1110011	101		xd ← CSR[csr]; CSR[csr] ← imm2		
0	csrr xd,csr		CSR read	Pseud	lo-inst.: c	srrs rd,	csr,x0	xd ← CSR[csr]		
jo	csrw csr,xa		CSR write	Pseud	ło-inst.: c	srrw x0,	csr,xa	CSR[csr] ← xa		
ing	csrc csr,xa		CSR clear bits	Pseudo-inst.: csrrw x0,csr,xa			csr,xa	$CSR[csr] \leftarrow CSR[csr] \& \sim xa$		
ndl	csrs csr,xa		CSR set bits	Pseud	ło-inst.: c	srrs x0,	csr,xa	CSR[csr] ← CSR[csr]   xa		
Haı	csrwi csr,imm2 CSR write		Pseudo-inst.: csrrwi x0,csr,imm2			,csr,imm2	CSR[csr] ← imm2			
"	csrci csr,imm2 CSR clear bits		Pseud	ło-inst.: c	srrwi x0	csr,imm2	$CSR[csr] \leftarrow CSR[csr] \& \sim imm2$			
	csrsi csr,imm2		CSR set bits	Pseud	ło-inst.: c	srrsi x0	,csr,imm2	CSR[csr] ← CSR[csr]   imm2		

<sup>\* –</sup> To encode the instructions use field imm to specify csr and ra to specify imm2.