


PS5

April 9, 2018 15:10

1. Draw a state diagram that illustrates the behaviour of the following asynchronous state machine:



Strategy: start with expression

$$y_1 \text{ next} = \bar{A} + y_1 \cdot \bar{y}_2$$

$$y_2 \text{ next} = (\overline{B \cdot y_1 \cdot (y_2 \cdot A)}) = \bar{B} + \bar{y}_1 + y_2 A$$

| | | AB | | | |
|---------------------|---------------------|----|----|----|----|
| y ₁ next | y ₂ next | 00 | 01 | 11 | 10 |
| | | 00 | 01 | 00 | 00 |
| 00 | 01 | 1 | 1 | 0 | 0 |
| 01 | 11 | 1 | 1 | 0 | 0 |
| 10 | 10 | 1 | 1 | 0 | 0 |

| | | AB | | | |
|---------------------|---------------------|----|----|----|----|
| y ₁ next | y ₂ next | 00 | 01 | 11 | 10 |
| | | 00 | 01 | 01 | 10 |
| 00 | 01 | 1 | 1 | 0 | 1 |
| 01 | 11 | 1 | 1 | 0 | 1 |
| 10 | 10 | 1 | 1 | 1 | 1 |

→ state transitions


| A | B | y ₁ | y ₂ | y ₁ ' | y ₂ ' |
|---|---|----------------|----------------|------------------|------------------|
| 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 0 | 0 | 1 |
| 1 | 1 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 0 |

Let y₁y₂ be states: 00 → 0
01 → 1
10 → 2
11 → 3


ideally swap these columns (easier to work with)

→ state transition diagram

input = AB




4. Design an asynchronous circuit that meets the following specifications. The circuit has two inputs: a clock input c and a control input w . The output, z , replicates the clock pulses when $w=1$, otherwise, $z=0$. The pulses appearing on z must be full pulses. Consequently, if $c=1$ when w changes from 0 to 1, then the circuit will not produce a partial pulse on z , but will wait until the next clock pulse to generate $z=1$. If $c=1$ when w changes from 1 to 0, then a full pulse must be generated; that is, $z=1$ as long as $c=1$. The following diagram illustrates the operation of this circuit.



State Transition:

INPUT: cw



| State | c | w | next state | out |
|-------|-----|-----|------------|-----|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 1 | 1 |


KMAP

| | | | | | |
|------|------|----|----|----|----|
| | cw | 00 | 01 | 11 | 10 |
| S' | 0 | 0 | 1 | 0 | 0 |
| S | 0 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 |


| | | | | | |
|-----|------|----|----|----|----|
| | cw | 00 | 01 | 11 | 10 |
| z | 0 | 0 | 0 | 0 | 0 |
| S | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 1 |

glitch masking for 1-bit state?

$$\begin{aligned} S' &= S(w+c) + \bar{c}w \\ z &= Sc \end{aligned}$$



- 6) Consider the following toggle circuit. The toggle circuit has a single input IN and two outputs A and B. Whenever IN is low, both outputs are low. The first time IN goes high, output A goes high. On the next rising transition of IN, output B goes high. On the third rising edge, output A goes high again. The circuit continues steering pulses on IN alternately between A and B.



State 0 1 2 3 0 1 ...

Design this circuit using asynchronous state machine design techniques (you MAY NOT USE A FLIP-FLOP).

State Trans.

| State | IN | next | A | B |
|-------|----|------|---|---|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 0 |

$$\begin{aligned} S' &= S \text{ XOR } IN \\ A &= \bar{S}(IN) \\ B &= S(IN) \end{aligned}$$

THIS IS WRONG!

→ will not work as undesired

$$B = S(IN)$$

THIS IS WRONG!


⇒ will end up in undesired combinational loop due to XOR

State encoding:

0: 00
1: 01
2: 11
3: 10

State transition:

INPUT: IN



| State | | IN | next | | A | B |
|-------|-------|----|--------|--------|---|---|
| S_1 | S_2 | | S_1' | S_2' | | |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 |

KMAP:

| S_1' | S_2 IN | | | |
|--------|----------|----|----|----|
| | 00 | 01 | 11 | 10 |
| 0 | 0 | 0 | 0 | 1 |
| S_1 | 0 | 1 | 1 | 1 |

| S_2' | S_2 IN | | | |
|--------|----------|----|----|----|
| | 00 | 01 | 11 | 10 |
| 0 | 0 | 1 | 1 | 1 |
| S_1 | 0 | 0 | 0 | 1 |

| A | S_2 IN | | | |
|-------|----------|----|----|----|
| | 00 | 01 | 11 | 10 |
| 0 | 0 | 0 | 1 | 1 |
| S_1 | 0 | 0 | 0 | 0 |

| B | S_2 IN | | | |
|-------|----------|----|----|----|
| | 00 | 01 | 11 | 10 |
| 0 | 0 | 0 | 0 | 0 |
| S_1 | 1 | 1 | 0 | 0 |

$$\begin{aligned}
 S_1' &= S_1(IN + S_2) + S_2 \overline{IN} \\
 S_2' &= \overline{S_1}(IN + S_2) + S_2 \overline{IN} \\
 A &= \overline{S_1} S_2 \\
 B &= S_1 \overline{S_2}
 \end{aligned}$$