
Typical MOS:



Capacitances: 🔚
Cg - Grate capacitance

Gc - Junction capacitance

Csb. Cho - Source/Drain to Bulk capacitaine

Col - Overlap & Fringe Parasitic capacitances

Measurements:

W - Device width

Tpoly - Grate polyoxide layer Hickness

tox - Thickness between gate & diffusion

L- Device length

Lo - Gate & source/drain ovalapping length

Xi - Thickness of sidewall

Gate Capuitances

Simple Model: G = Cox · WL

By regions of operation:

Cg = Cgb + Cgs + Cgd (TOTAL) (to BULK) (to SOURCE) (Lto DRAIN)

VGS < VT - CUTOFF: COX.WL + 0 + 0

VT < Vas < Vos+VT - SATURATION: 0 + 3/Cox. WL + 0 - Pinched off

Vas >Vos +VT - LINEAR: 0 + 1/2Cox WL + 1/2Cox WL