
1. Draw a state diagram that illustrates the behaviour of the following asynchronous state machine:





. Start with expression

$$y_1 \text{ next} = \overline{A} + y_1 \cdot \overline{y_2}$$
 $y_2 \text{ next} = (\overline{B} \cdot y_1(\overline{y_2} \cdot A)) = \overline{B} + \overline{y_1} + y_2 A$

y next		AB					
		00	01	13	10		
•	00	1	1	0	0		
	DI	١.	ı	١	١		
y.y.	()	١,	1	0	0		
•	10	1	١	O	0		

-> State transitions


A	BI	y. y.	A, 42	
0	0	00	1 1	
0	0000	0 0 0	i i	
00	o;	\ ĭ	1 i	
0	1)	0 0	1 !	
0 0	1 1	0 0		
Ö	<u> 1 '</u>	i <u> </u>	1 0	_
Ī	01	0 0	8 !	
1	Q 1	ijģ	00 - 0	
	01	$ \cup$ \bot	0 1	
]	1!	000	8	
1 i		Ĭ Ŷ	6 0	
_		idealle		- se

Let yigz be states: 00 -> 0 01 -> 1 10 -> 2 11 -> 3

Idealy surp these columns (easter to work with)

> State transition diagram

input = AB




 $2.\,$ Consider an asynchronous state machine implemented using the following next-state equations:

$$Y1 = AB' + y1 y2 B$$


$$Y2 = AB + y1$$

Where A and B are inputs, B' means the inverse of B, and y1 and y2 are the current state wires.


Are there any static hazards (potential glitches) if these equations are implemented directly? If so, how can you eliminate the static hazard(s)?



3. Consider an asynchronous state machine with one input **c** and one output **z**. The circuit produces an event on output **z** for every *third* event on input **c** (recall: event=toggle from 0 to 1 or 1 to 0). For example:




Design the circuit. You must use asynchronous design techniques. Your answer may not contain any flip-flops. Show your work clearly and state any assumptions. Present your answer in the form of *either* logic equations *or* a schematic (not Verilog).




	Sı	Sa	Są	C	l Sí	52	ડ્યું	Z
	00000000	0000	001-001-	0 1 0 1 0 1	0000-000	00-0	000-0	0000co
-	7	0000	000-	0-0-0-0-	5 × 1	מאס - אאס	00x40 0x	XXX

4. Design an asynchronous circuit that meets the following specifications. The circuit has two inputs: a clock input c and a control input w. The output, z, replicates the clock pulses when w=1, otherwise, z=0. The pulses appearing on z must be full pulses. Consequently, if c=1 when w changes from 0 to 1, then the circuit will not produce a partial pulse on z, but will wait until the next clock pulse to generate z=1. If c=1 when w changes from 1 to 0, then a full pulse must be generated; that is, z=1 as long as c=1. The following diagram illustrates the operation of this circuit.





State Transition:

IMPUT: LW




State	<u>_</u>	W	wext state	out
0	0	0	0	0
D	0	1	(0
Ö	1	0	0	Ó
.0	1	1	Ö	Ŏ
ī	0	0	0	ď
1	0	ſ	1	Ö
j	1	0	1	1
1	1	1	1	1
		-	•	•





6) Consider the following toggle circuit. The toggle circuit has a single input IN and two outputs A and B. Whenever IN is low, both outputs are low. The first time IN goes high, output A goes high. On the next rising transition of IN, output B goes high. On the third rising edge, output A goes high again. The circuit continues steering pulses on IN alternately between A and B.



Design this circuit using <u>asynchronous state machine</u> design techniques (you MAY NOT USE A FLIP-FLOP)

State Trans.

state	W	nect	A	В	7	
00	0-	0	0	00	4	S'= S XOR IN
1 1	Ö	`_	ò	ŏ	\	k = 5(in)
/ '	•		U	`	J	B = S((N)
X///	/	///	/	//	/	1. 11. 1

THIS IS WRONG!


THIS IS WEONE.!

>> WILL END UP IN undesired combinational loop due to xor

State emoding:

0: 00 1: 01 2: 11 3: 10

state	transition	٠,
-------	------------	----



State	1	l next
S Sz	ıŊ	Si Sz' A B
O D	0	0 0 0 0
00	١	0 1 0 0
0 1	0	1 1 1 0
0 1	l	01 10
1 0	O	00 01
ט ו	r	1001
۲ ۱	0	1 1 00
1 1	ĭ	1 10 0

KNAP:

.S ₂ '	52 N	A	52 /N 00 01 11 10	Ъ	52 N 00 01 /1 10
Sr 0	0000	5, 0	0000	5, 0	0000
	•				

$$S'_1 = S_1(N + S_2) + S_2 \overline{N}$$

 $S'_2 = \overline{S_1}(N + S_2) + S_2 \overline{N}$
 $A = \overline{S_1} S_2$
 $B = S_1 \overline{S_2}$