

Devices are made of N-type and P-type semi-conductors



PN JUNCTION:



MOS Transistor




4 this is like two diodes back-to-back


The the so external stimulous is required for conduction

This & configuration is N-P-N (NMOS) and is represented an an Schematic as:

We need to apply voltage to the gate to cheate a channel for electrons to travel



We can change threshold voltage by applying negative voltage to BULK



$$V_{T_0} = V_{T_0} + \gamma \left(\sqrt{V_{S_B} + |2\phi_F|} - \sqrt{|2\phi_F|} \right)$$
Body-effect coefficient
$$\gamma = \frac{1}{C_{OX}} \sqrt{2q E_{S_1}} N_A$$

Current Calculation

Recall definition of current: Charge moving over time

(1) William V SV. 1 ... I francal 1 1 ... 1

Charge is a function of where in the depletion region (y) were at.

Recall definition of current: Charge moving over time 1) When Vas > VTh: channel formed, but no coment 2 When VDs >0 : carrier flows from S-D

Charge is a function of where in the depletion region (y) were at.

 $I_{Ds} = \frac{k}{2} (V_{Gs} - V_T)^2 (1 - \lambda V_{Ds})$

charge / length? width width along olivation of known (design parameter)

using def. of current:
$$I = Qd \cdot v$$


$$Speed: V = \mu E$$

$$Field: E = \frac{dV(y)}{dy}$$

$$Combining all: I_{DS} = W \cdot Cox \cdot (V_{CG} - V(y) - V_T) \cdot \mu_T \cdot \frac{d}{dt}$$

combining all: Ins = W. Cox. (Vos. V(y) - VT) . Mn. dy(y) Its has quadratic characteristics with respect to Vox

Ios has linear relationship to Va



Ips doesn't fail back down when Vps > Vus - VTH Because we've reached PINCH-OFF



So MOS is SATURATED, and IDS is mostly flat wirt Ups (which makes a good current source)