






	Design Name: **DEMO**		
	Rev 1.0	Page Name: **Block_Diagram**	Size A3
Date: Tuesday, July 21, 2026		Sheet 1 of 6	












	Design Name: **DEMO**	
	Rev 1.0	Page Name: **PAGE1** / Size A3
Date: Tuesday, July 21, 2026	Sheet 2 of 6	



3V3
U3
VS
VDD_I/O
CS
SDO/ALT_ADRESS
SDA/SDI/SDIO
SCL/SCLK
RESERVED_1
RESERVED_2
NC
INT1
INT2
GND_1
GND_2
GND_3
ADXL345
C10 100nF
C11 100nF
U4
PA0_CS
PA1_INT
PA2_PWM
PA3 UC_LED
T_LDC
SPI1_SCK
SPI1_MISO
SPI1_MOSI
PA8_SDA
PA9_SCL
PA10_TMC_RX
PA11_DM/CAN_RX
PA12_DP/CAN_TX
PA13 SWDIO
PA14 SWCLK
PA15
PA10_PDN_UART
PA13_DIAG
D5 RED
R8 1K
PB0 TE0
PB1
PB2
PB3_DIR
PB4_STEP
PB5_INTB
PB6 LDC_CLK
PB7
BOOT0
R13 10K
PB9_EN
PB10
PB11_FG
PB12 T_DR
PB13
PB14
PB15
PC13 PC13_PWM
PC14
PC15_HEAT_PWM
R15 10K
OSC_IN
OSC_OUT
SW1
SW2
C18 100nF
RST
VDDA
FB2
FB3
FB
VSSA
C19 C20 C21 100nF
C22 C23 100nF
VBAT
VREF+
VDD_1
VDD_2
VDD_3
VSS_1
VSS_2
VSS_3
STM32G431CBT6
PA0/TIM2_CH1/USART2_CTS/COMP1_OUT/TIM8_BKIN/TIM8_ETR/TIM2_ETR/EVENTOUT/ADC12_IN1/COMP1_INM/COMP3_INP/RTC_TAMP2/WKUP1/[TT_a]
PA1/RTC_REFIN/TIM2_CH2/USART2_RTS_DE/TIM15_CH1N/EVENTOUT/ADC12_IN2/COMP1_INP/OPAMP1_VINP/OPAMP3_VINP/[TT_a]
PA2/TIM2_CH3/USART2_TX/COMP2_OUT/TIM15_CH1/LPUART1_TX/UCPD1_FRSTX/EVENTOUT/ADC1_IN3/COMP2_INM/OPAMP1_VOUT/WKUP4/LSCO/[TT_a]
PA3/TIM2_CH4/SAI1_CK1/USART2_RX/TIM15_CH2/LPUART1_RX/SAI1_MCLK_A/EVENTOUT/ADC1_IN4/COMP2_INP/OPAMP1_VINM/OPAMP1_VINP/[TT_a]
PA4/TIM3_CH2/SPI1_NSS/SPI3_NSS/I2S3_WS/USART2_CK/SAI1_FS_B/EVENTOUT/ADC2_IN17/DAC1_OUT1/COMP1_INM/[TT_a]
PA5/TIM2_CH1/TIM2_ETR/SPI1_SCK/UCPD1_FRSTX/EVENTOUT/ADC2_IN13/DAC1_OUT2/COMP2_INM/OPAMP2_VINM/[TT_a]
PA6/TIM16_CH1/TIM3_CH1/TIM8_BKIN/SPI1_MISO/TIM1_BKIN/COMP1_OUT/LPUART1_CTS/EVENTOUT/ADC2_IN3/OPAMP2_VOUT/[TT_a]
PA7/TIM17_CH1/TIM3_CH2/TIM8_CH1N/SPI1_MOSI/TIM1_CH1N/COMP2_OUT/UCPD1_FRSTX/EVENTOUT/ADC2_IN4/COMP2_INP/OPAMP1_VINP/OPAMP2_VINP/[TT_a]
PA8/MCO/I2C3_SCL/I2C2_SDA/I2S2_MCK/TIM1_CH1/USART1_CK/TIM4_ETR/SAI1_CK2/SAI1_SCK_A/EVENTOUT/[FT_f]
PA9/I2C3_SMBA/I2C2_SCL/I2S3_MCK/TIM1_CH2/USART1_TX/TIM15_BKIN/TIM2_CH3/SAI1_FS_A/EVENTOUT/UCPD1_DBCC1/[FT_fd]
PA10/TIM17_BKIN/USB_CRS_SYNC/I2C2_SMBA/SPI2_MISO/TIM1_CH3/USART1_RX/TIM2_CH4/TIM8_BKIN/SAI1_D1/SAI1_SD_A/EVENTOUT/UCPD1_DBCC2/[FT_da]
PA11/SPI2_MOSI/I2S2_SD/TIM1_CH1N/USART1_CTS/COMP1_OUT/FDCAN1_RX/TIM4_CH1/TIM1_CH4/TIM1_BKIN2/EVENTOUT/USB_DM/[FT_u]
PA12/TIM16_CH1/I2SCKIN/TIM1_CH2N/USART1_RTS_DE/COMP2_OUT/FDCAN1_TX/TIM4_CH2/TIM1_ETR/EVENTOUT/USB_DP/[FT_u]
PA13/SWDIO-JTMS/TIM16_CH1N/I2C1_SCL/IR_OUT/USART3_CTS/TIM4_CH3/SAI1_SD_B/EVENTOUT/[FT_f]
PA14/SWCLK-JTCK/LPTIM1_OUT/I2C1_SDA/TIM8_CH2/TIM1_BKIN/USART2_TX/SAI1_FS_B/EVENTOUT/[FT_f]
PA15/JTDI/TIM2_CH1/TIM8_CH1/I2C1_SCL/SPI1_NSS/SPI3_NSS/I2S3_WS/USART2_RX/UART4_RTS_DE/TIM1_BKIN/TIM2_ETR/EVENTOUT/[FT_f]
PB0/TIM3_CH3/TIM8_CH2N/TIM1_CH2N/UCPD1_FRSTX/EVENTOUT/ADC1_IN15/COMP4_INP/OPAMP2_VINP/OPAMP3_VINP/[TT_a]
PB1/TIM3_CH4/TIM8_CH3N/TIM1_CH3N/COMP4_OUT/LPUART1_RTS_DE/EVENTOUT/ADC1_IN12/COMP1_INP/OPAMP3_VOUT/[TT_a]
PB2/RTC_OUT2/LPTIM1_OUT/I2C3_SMBA/EVENTOUT/ADC2_IN12/COMP4_INM/OPAMP3_VINM/[TT_a]
PB3/JTDO-TRACESWO/TIM2_CH2/TIM4_ETR/USB_CRS_SYNC/TIM8_CH1N/SPI1_SCK/SPI3_SCK/I2S3_CK/USART2_TX/TIM3_ETR/SAI1_SCK_B/EVENTOUT/[FT]
PB4/JTRST/TIM16_CH1/TIM3_CH1/TIM8_CH2N/SPI1_MISO/SPI3_MISO/USART2_RX/TIM17_BKIN/SAI1_MCLK_B/EVENTOUT/UCPD1_CC2/[FT_c]
PB5/TIM16_BKIN/TIM3_CH2/TIM8_CH3N/I2C1_SMBA/SPI1_MOSI/SPI3_MOSI/I2S3_SD/USART2_CK/I2C3_SDA/TIM17_CH1/LPTIM1_IN1/SAI1_SD_B/EVENTOUT/[FT_f]
PB6/TIM16_CH1N/TIM4_CH1/TIM8_CH1/TIM8_ETR/USART1_TX/COMP4_OUT/TIM8_BKIN2/LPTIM1_ETR/SAI1_FS_B/EVENTOUT/UCPD1_CC1/[FT_c]
PB7/TIM17_CH1N/TIM4_CH2/I2C1_SDA/TIM8_BKIN/USART1_RX/COMP3_OUT/TIM3_CH4/LPTIM1_IN2/UART4_CTS/EVENTOUT/[FT_f]
PB8/BOOT0/TIM16_CH1/TIM4_CH3/SAI1_CK1/I2C1_SCL/USART3_RX/COMP1_OUT/FDCAN1_RX/TIM8_CH2/TIM1_BKIN/SAI1_MCLK_A/EVENTOUT/[FT_f]
PB9/TIM17_CH1/TIM4_CH4/SAI1_D2/I2C1_SDA/IR_OUT/USART3_TX/COMP2_OUT/FDCAN1_TX/TIM8_CH3/TIM1_CH3N/SAI1_FS_A/EVENTOUT/[FT_f]
PB10/TIM2_CH3/USART3_TX/LPUART1_RX/TIM1_BKIN/SAI1_SCK_A/EVENTOUT/OPAMP3_VINM/[TT_a]
PB11/TIM2_CH4/USART3_RX/LPUART1_TX/EVENTOUT/ADC12_IN14/[FT_a]
PB12/I2C2_SMBA/SPI2_NSS/I2S2_WS/TIM1_BKIN/USART3_CK/LPUART1_RTS_DE/EVENTOUT/ADC1_IN11/[FT_a]
PB13/SPI2_SCK/I2S2_CK/TIM1_CH1N/USART3_CTS/LPUART1_CTS/EVENTOUT/OPAMP3_VINP/[TT_a]
PB14/TIM15_CH1/SPI2_MISO/TIM1_CH2N/USART3_RTS_DE/COMP4_OUT/EVENTOUT/ADC1_IN5/OPAMP2_VINP/[TT_a]
PB15/RTC_REFIN/TIM15_CH2/TIM15_CH1N/COMP3_OUT/TIM1_CH3N/SPI2_MOSI/I2S2_SD/EVENTOUT/ADC2_IN15/[FT_a]
PC13/TIM1_BKIN/TIM1_CH1N/TIM8_CH4N/EVENTOUT/WKUP2/RTC_TAM1/RTC_TS/RTC_OUT1/[FT]
PC14/OSC32_IN/EVENTOUT/[FT]
PC15/OSC32_OUT/EVENTOUT/[FT]
PF0/OSC_IN/I2C2_SDA/SPI2_NSS/I2S2_WS/TIM1_CH3N/EVENTOUT/ADC1_IN10/OSC_IN/[FT_fa]
PF1/OSC_OUT/SPI2_SCK/I2S2_CK/EVENTOUT/ADC2_IN10/COMP3_INM/OSC_OUT/[FT_fa]
PG10/NRST/MCO/EVENTOUT
U5
SLKIN
IN0A
IN0B
IN1A
IN1B
GND
DAP
VDD
SD
INTB
SDA
SCL
ADDR
LDC1612
R9 10R LDC_CLK
R12 10R
C14 10uF
C15 100nF
Y1 24MHZ
C16 100pF
C12 100nF
C13 10uF
R10 10K
R11 10K
J2
CON4
R14 10K
T_LDC
C17 10uF
T1 BOOT0
T2 PA13 SWDIO
T3 PA14 SWCLK
T4 3V3
T5
R18 4.7K/0.1%
R19 1K
T_DR
C26 10uF
RT1 NTC100/3950
R17 1K
R20 1K
D7 GREEN
D6 RED
Q14 2N7002
CAN/USB_LED
UC_LED
OSC_IN
R16 1M
OSC_OUT
Y2 12Mhz
C24 12pF
C25 12pF
Design Name: DEMO
Rev 1.0
Page Name: STM32G431RBT6
Size A3
Date: Monday, August 17, 2026
Sheet 3 of 6



	Design Name: **DEMO**	
	Rev 1.0 / Page Name: **PAGE1**	Size A3
Date: Tuesday, July 21, 2026	Sheet 4 of 6	



	Design Name: **DEMO**	
	Rev 1.0 / Page Name: **TMC2209**	Size A3
Date: Tuesday, July 21, 2026	Sheet 5 of 6	


5
4
3
2
1
D
C
B
A
24V
JP1 CON_3
DC_5V
+3V3
R35
10K
R36
D12
SCHOTTKY
J8
TACH0
R41
100R
Q1
10K
2N7002
PH2.0_3P
R44
FAN0
Q4A
WSD4066DN
R48
10K
GND
JP2 CON_3
R37
R38
D13
J9
TACH1
R42
Q2
R45
FAN1
Q4B
R49
JP4 CON_3
D15
JSTXH 2-R
J11
R47
FAN2
Q5B
R51
JP5
N5
JP_3
R52
R53
R54
J12
IO0
R56
Q12A
2N7002DW
IO1
R66
R65
Q12B
JSTXH_4P
JP6
N6
R55
R57
J13
IO2
R64
Q7
JP7
N7
R58
R63
J14
IO3
R62
Q9
JP8
N8
R59
R61
J15
RGB
R60
Q8
R67
D16
RED
J16
HEATER
R69
Q11
40N06D
R71
VDDA
D17B
BAT54S
R68
2.2K/0.1%
TE0
1K
R70
J17
C43
10uF
D17A
RV2
MLVA06V14C150
JSTXH_2P
VSSA
Design Name:
DEMO
Rev
1.0
Page Name:
I/O
Size
A3
Date:
Tuesday, July 21, 2026
Sheet
6
of
6