

## CPU-INITIATED COMMUNICATION


- Compute on GPU
- Communication from CPU

Synchronization at boundaries

Commonly used model, but -

- Offload latencies in critical path
- Communication is not overlapped

Hiding increased code complexity, not hiding limits strong scaling




## GPU-INITIATED COMMUNICATION

- Compute on GPU
- Communication from GPU

#### Benefits


- Eliminates offloads latencies
- Compute and communication overlap by threading
- Easier to express algorithms with inline communication



## THREAD-LEVEL COMMUNICATION

- Allows fine grained communication and computation overlap
- Efficient mapping to NVLink fabric on DGX systems


```
__global__ void stencil_single_step(float *u, float *v, ...) {
  int ix = get_ix(blockIdx, blockDim, threadIdx);
  int iy = get_iy(blockIdx, blockDim, threadIdx);
  compute(u, v, ix, iy);
  // Thread-level data communication API
  if (iy == 1)
   nvshmem_float_p(u+(ny+1)*nx+ix, u[nx+ix], top_pe);
  if (iy == ny)
    nvshmem_float_p(u+ix, u[ny*nx+ix], bottom_pe);
for (int iter = 0; iter < N; iter++) {</pre>
  swap(u, v);
  stencil_single_step<<<..., stream>>>(u, v, ...);
  nvshmem_barrier_all_on_stream(stream);
```



## THREAD-GPOUP COMMUNICATION

- NVSHMEM operations can be issued by all threads in a block/warp
- More efficient data transfers over networks like IB
- Still allows inter-warp/inter-block overlap

```
__global__ void stencil_single_step(float *u, float *v, ...) {
  int ix = get_ix(blockIdx, blockDim, threadIdx);
  int iy = get_iy(blockIdx, blockDim, threadIdx);
  compute(u, v, ix, iy);
  // Thread block-level communication API
  int boffset = get_block_offet(blockIdx,blockDim);
 if (blockIdx.y == 0)
   nvshmemx_float_put_nbi_block(u+(ny+1)*nx+boffset, u+nx+boffset, blockDim.x, top_pe);
  if (blockIdx.y == (blockDim.y-1))
   nvshmemx_float_put_nbi_block(u+boffset, u+ny*nx+boffset, blockDim.x, bottom_pe);
for (int iter = 0; iter < N; iter++) {</pre>
  swap(u, v);
  stencil_single_step<<<..., stream>>>(u, v, ...);
  nvshmem_barrier_all_on_stream(stream);
```



## IN-KERNEL SYNCHRONIZATION

PE i-1

- Point-to-point synchronization across PEs within a kernel
- Enables kernel fusion

```
__global__ void stencil_multi_step(float *u, float *v, int N, int *sync, ...) {
                                                                                                        Data
                                                                                                                                Sync.
  int ix = get_ix(blockIdx, blockDim, threadIdx);
  int iy = get_iy(blockIdx, blockDim, threadIdx);
                                                                                                  ny
 for (int iter = 0; iter < N; iter++) {</pre>
   swap(u, v); compute(u, v, ix, iy);
    // Thread block-level data exchange (assume even/odd iter buffering)
   int boffset = get_block_offet(blockIdx,blockDim);
                                                                                             PE i
   if (blockIdx.y == 0)
     nvshmemx_float_put_nbi_block(u+(ny+1)*nx+boffset, u+nx+boffset, blockDim.x, top_pe);
   if (blockIdx.y == (blockDim.y-1))
     nvshmemx_float_put_nbi_block(u + boffset, u+ny*nx+boffset, blockDim.x, bottom_pe);
   if (blockIdx.y == 0 | blockIdx.y == (blockDim.y-1)) {
                                                                               Be aware of
      __syncthreads();
                                                                          synchronization costs.
     nvshmem_quiet();
                                                                              Best strategy is
                                                                                                                                     nx
     if (threadIdx.x == 0 && threadIdx.y == 0) {
                                                                         application dependent!
        nvshmem_atomic_inc(sync, top_pe);
        nvshmem_atomic_inc(sync, bottom_pe);
                                                                                            PE i+1
   }}
   nvshmem_wait_until(sync, NVSHMEM_CMP_GT, 2*iter*gridDim.x);
```

## COLLECTIVE KERNEL LAUNCH

Ensures progress when using device-side inter-kernel synchronization

NVSHMEM Usage	CUDA Kernel launch
Device-Initiated Communication	Execution config syntax <<<>>> or launch APIs
Device-Initiated Synchronization	nvshmemx_collective_launch

- CUDA's throughput computing model allows (encourages) grids much larger than a GPU can fit
- Inter-kernel synchronization requires producer and consumer threads to execute concurrently
- Collective launch guarantees co-residency using CUDA cooperative launch and requirement of 1PE/GPU

single element put

\_\_device\_\_ void nvshmem\_TYPENAME\_p(TYPE \*dest, TYPE value, int pe)

- dest [OUT]: Symmetric address of the destination data object.
- value [IN]: The value to be transferred to dest.
- pe [IN]: The number of the remote PE.

GPU/PE 0
GPU/PE 1
Private
Private


See: <a href="https://docs.nvidia.com/hpc-sdk/nvshmem/api/docs/gen/api/rma.html#nvshmem-p">https://docs.nvidia.com/hpc-sdk/nvshmem/api/docs/gen/api/rma.html#nvshmem-p</a>

#### nonblocking block cooperative put

\_device\_\_ void nvshmemx\_TYPENAME\_put\_nbi\_block(TYPE \*dest, const TYPE \*source, size\_t nelems, int pe)

- dest [OUT]: Symmetric address of the destination data object.
- source [IN]: Symmetric address of the object containing the data to be copied.
- nelems [IN]: Number of elements in the dest and source arrays.
- pe [IN]: The number of the remote PE.

Cooperative call: Needs to be called by all threads in a block. thread and warp are also available. x in nvshmemx marks API as extension of the OpenSHMEM APIs.



See: <a href="https://docs.nvidia.com/hpc-sdk/nvshmem/api/docs/gen/api/rma.html?highlight=nvshmemx\_typename\_put\_nbi\_block#nvshmem-put-nbi">https://docs.nvidia.com/hpc-sdk/nvshmem/api/docs/gen/api/rma.html?highlight=nvshmemx\_typename\_put\_nbi\_block#nvshmem-put-nbi</a>

#### ordering and completion

```
__device__ void nvshmem_quiet(void)
```

Ensures completion of all operations on symmetric data objects issued by the calling PE.

See: <a href="https://docs.nvidia.com/hpc-sdk/nvshmem/api/docs/gen/api/ordering.html#nvshmem-quiet">https://docs.nvidia.com/hpc-sdk/nvshmem/api/docs/gen/api/ordering.html#nvshmem-quiet</a>

#### signal operation

```
__device__ inline void nvshmemx_signal_op(uint64_t *sig_addr, uint64_t signal, int sig_op, int pe)
```

- sig\_addr [OUT]: Symmetric address of the signal word to be updated.
- signal [IN]: The value used to update sig\_addr.
- sig\_op [IN]: Operation used to update sig\_addr with signal. (NVSHMEM\_SIGNAL\_SET or NVSHMEM\_SIGNAL\_ADD)
- pe [IN]: The number of the remote PE.

x in nvshmemx marks API as extension of the OpenSHMEM APIs.

See: <a href="https://docs.nvidia.com/hpc-sdk/nvshmem/api/docs/gen/api/signal.html#nvshmemx-signal-op">https://docs.nvidia.com/hpc-sdk/nvshmem/api/docs/gen/api/signal.html#nvshmemx-signal-op</a>

#### atomic operation

```
__device__ void nvshmem_TYPENAME_atomic_inc(TYPE *dest, int pe)
```

- dest [OUT]: Symmetric address of the signal word to be updated.
- pe [IN]: The number of the remote PE.

These routines perform an atomic increment operation on the dest data object on PE.

See: https://docs.nvidia.com/hpc-sdk/nvshmem/api/docs/gen/api/amo.html#nvshmem-atomic-inc


#### wait operations

- ivans | ivan [IN]: Symmetric address of an array of remotely accessible data objects. | Symmetric address of a remotely accessible data object.
- nelems [IN]: The number of elements in the ivars array.
- status [IN]: Local address of an optional mask array of length nelems that indicates which elements in ivars are excluded from the wait set. Set to NULL when not used.
- cmp [IN]: A comparison operator (NVSHMEM\_CMP\_EQ, NVSHMEM\_CMP\_NE, NVSHMEM\_CMP\_GT, NVSHMEM\_CMP\_GE, NVSHMEM\_CMP\_LT, NVSHMEM\_CMP\_LE) that compares elements of ivars | ivar with cmp\_value.
- cmp\_value [IN]: The value to be compared with the objects pointed to by ivars.

See: <a href="https://docs.nvidia.com/hpc-sdk/nvshmem/api/docs/gen/api/sync.html#nvshmem-wait-until-all">https://docs.nvidia.com/hpc-sdk/nvshmem/api/docs/gen/api/sync.html#nvshmem-wait-until</a> and <a href="https://docs.nvidia.com/hpc-sdk/nvshmem/api/docs/gen/api/sync.html#nvshmem-wait-until">https://docs.nvidia.com/hpc-sdk/nvshmem/api/docs/gen/api/sync.html#nvshmem-wait-until</a>


## NVSHMEM PERFTESTS

shmem\_p\_bw and shmem\_put\_bw on JUWELS Booster - NVIDIA A100 40 GB




## NVSHMEM PERFTESTS

shmem\_p\_bw and shmem\_put\_bw on JUWELS Booster - NVIDIA A100 40 GB




# OPTIMIZED INTRA-NODE COMMUNICATION

- Supported on NVLink and PCI-E
- Use CUDA IPC or cuMem\* API to map symmetric memory of intra-node PEs into virtual address space
- nvshmem\_[put|get] on device -> load/store
- nvshmem\_[put|get]\_on\_stream ->
  cudaMemcpyAsync




## OPTIMIZED INTER-NODE COMMUNICATION

- NVSHMEM supports inter-node communication over InfiniBand, RoCE, and UCX (experimental)
- Using GPUDirect RDMA (data plane)
- Reverse offloads network transfers from GPU to the CPU (control plane)
- Ring buffer implementation avoids memory fences when interacting with CPU network proxy



## QUDA STRONG SCALING ON SELENE

Lattice Quantum ChromoDynamics



## SUMMARY AND MORE INFORMATION

- Device-initiate communication enables:
  - fine grained communication and computation overlap with sometimes less coding effort
  - kernel fusion not possible with host initiate communication models like MPI and NCCL
- For good intranode device-initiated communication performance it is necessary to aggregate larger messages (nvshmemx\_TYPENAME\_put\_nbi\_block)
- NVSHMEM: CUDA-Integrated Communication for NVIDIA GPUs (a Magnum IO session): <a href="https://www.nvidia.com/en-us/on-demand/session/gtcspring22-s41044/">https://www.nvidia.com/en-us/on-demand/session/gtcspring22-s41044/</a>
- Overcoming Latency Barriers: Strong Scaling HPC Applications with NVSHMEM: <a href="https://www.nvidia.com/en-us/on-demand/session/gtcsj20-s21673/">https://www.nvidia.com/en-us/on-demand/session/gtcsj20-s21673/</a>
- https://developer.nvidia.com/blog/scaling-scientific-computing-with-nvshmem/
- https://developer.nvidia.com/blog/accelerating-nvshmem-2-0-team-based-collectives-using-nccl/