


# CUDA Graphs and Device-initiated Communication with NVSHMEM

Lena Oden, FernUniversität in Hagen Jiri Kraus, Principal Devtech Compute, Nvidia





# Multi GPU Jacobi Nsight Systems Timeline





# Asynchronous Task Graph

A Graph Node Is A CUDA Operation

Sequence of operations (nodes), connected by dependencies

Operations are one of:

Kernel Launch CUDA kernel running on GPU

CPU Function Call Callback function on CPU


Memcopy/Memset GPU data management

Mem Alloc/Free Memory management

External Dependency External semaphores/events

Sub-Graph Graphs are hierarchical

Nodes within a graph can also span multiple devices



## Three-Stage Execution Model

Define Instantiate Execute

S1 S2 S3

C D Wultiple "Executable Graphs"

Snapshot of templates

Single Graph "Template"

Created in host code

or built up from libraries

Snapshot of templates

Sets up & initializes GPU execution structures

(create once, run many times)

**Executable Graphs Running in CUDA Streams** 

Concurrency in graph is not limited by stream




# Where is performance coming from?

Launch Initializatio	2μs Kernel	Grid Initialization	2μs Kernel	Grid Initialization	2μs Kernel
----------------------	------------	------------------------	------------	------------------------	------------

Breakdown of time spent during execution




# Where is performance coming from?





## Where is performance coming from?





# Capture Stream work into a Graph Create A Graph With Two Lines of Code

```
cudaStreamBeginCapture(compute_stream, cudaStreamCaptureModeGlobal);
cudaMemsetAsync(12_norm_d, 0, sizeof(real), compute_stream));
cudaEventRecord(reset_12norm_done, compute_stream);
• • •
cudaStreamWaitEvent(compute_stream, push_done, 0);
cudaStreamEndCapture(compute_stream, graphs[calculate_norm]+is_even);
std::swap(a_new, a);
iter++;
```



# Capture Stream work into a Graph Create A Graph With Two Lines of Code

```
cudaStreamBeginCapture(compute_stream, cudaStreamCaptureModeGlobal);
cudaMemsetAsync(12_norm_d, 0, sizeof(real), compute_stream));
cudaEventRecord(reset_12norm_done, compute_stream);
• • •
cudaStreamWaitEvent(compute_stream, push_done, 0);
cudaStreamEndCapture(compute_stream, graphs[calculate_norm]+is_even);
std::swap(a_new, a);
iter++;
```



## CUDA Graph Management API Instantiate CUDA Graphs

- pGraphExec [OUT] Returns instantiated graph
- graph [IN]: Graph to instantiate
- flags [IN]: Flags to control instantiation (cudaGraphInstantiateFlagAutoFreeOnLaunch |

#### cudaGraphInstantiateFlagUseNodePriority).


- pErrorNode [OUT]: In case of an instantiation error, this may be modified to indicate a node contributing to the error
- pLogBuffer [OUT]: A character buffer to store diagnostic messages
- bufferSize [IN]: Size of the log buffer in bytes

Returns: cudaSuccess, cudaErrorInvalidValue



#### New Execution Mechanism Graphs Can Be Generated Once Then Launched Repeatedly

```
while (12_norm > tol && iter < iter_max) {</pre>
    cudaGraphLaunch(graph_calc_norm_exec[iter%2],
                    compute_stream);
   cudaStreamSynchronize(compute_stream);
   MPI_Allreduce(12_norm_h, &12_norm, 1,
                  MPI_REAL_TYPE, MPI_SUM,
                  MPI_COMM_WORLD);
   12_norm = std::sqrt(12_norm);
   if (!csv && 0 == rank && (iter % 100) == 0) {
        printf("%5d, %0.6f\n", iter, 12_norm);
```



dot -Tpng jacobi\_graph.dot -o jacobi\_grap.png



## CUDA Graph Management API

```
_host__ cudaError_t cudaGraphDestroy( cudaGraph_t graph)
```

graph [IN]: Graph to destroy

Returns: cudaSuccess, cudaErrorInvalidValue

Destroys the graph specified by graph, as well as all of its nodes.

```
host__cudaError_t cudaGraphExecDestroy ( cudaGraphExec_t graphExec )
```


graphExec [IN]: Executable graph to destroy

Returns: cudaSuccess, cudaErrorInvalidValue

Destroys the executable graph specified by graphExec.



# Multi GPU Jacobi Nsight Systems Timeline







#### **CPU-Initiated Communication**

Compute on GPU

**Communication from CPU** 


Synchronization at boundaries

Commonly used model, but –

Offload latencies in critical path

Communication is not overlapped

Hiding increased code complexity, not hiding limits strong scaling





#### **GPU-Initiated Communication**

Compute on GPU


**Communication from GPU** 

Benefits

Eliminates offloads latencies

Compute and communication overlap by threading

Easier to express algorithms with inline communication






## Thread-level communication

- Allows fine grained communication and computation overlap
- Efficient mapping to NVLink fabric on DGX systems

```
_global__ void stencil_single_step(float *u, float *v, ...) {
                                                                                                  ny
int ix = get_ix(blockIdx, blockDim, threadIdx);
int iy = get_iy(blockIdx, blockDim, threadIdx);
compute(u, v, ix, iy);
// Thread-level data communication API
                                                                                             PE i
if (iy == 1)
  nvshmem_float_p(u+(ny+1)*nx+ix, u[nx+ix], top_pe);
if (iy == ny)
  nvshmem_float_p(u+ix, u[ny*nx+ix], bottom_pe);
for (int iter = 0; iter < N; iter++) {</pre>
swap(u, v);
stencil_single_step<<<..., stream>>>(u, v, ...);
nvshmem_barrier_all_on_stream(stream);
                                                                                            PE i+1
```








#### Thread-GROUP communication

- More efficient data transfers over networks like IB
- NVSHMEM operations can be issued by all threads in a block/warp
- Still allows inter-warp/inter-block overlap

```
global void stencil_single_step(float * float *v, ...) {
                                                                                               ny
   ix = get_ix(blockIdx blockDim threadIdx);
   iy = get_iy(blockIdx blockDim threadIdx);
compute(u, v, ix, iy);
// Thread block-level communication API
                                                                                           PE i
   boffset = get_block_offet(blockIdx blockDim);
if (blockIdx.y == 0)
 nvshmemx_float_put_nbi_block(u+(ny+1)*nx+boffset, u+nx+boffset, blockDim.x, top_pe);
if (blockIdx.y == (blockDim.y-1))
 nvshmemx_float_put_nbi_block(u+boffset, u+ny*nx+boffset, blockDim.x, bottom_pe);
 (int iter = 0; iter < N; iter++) {</pre>
swap(u, v);
stencil_single_step<<<..., stream>>>(u, v, ...);
nvshmem_barrier_all_on_stream(stream);
                                                                                         PE i+1
```





## **In-Kernel Synchronization**

- Point-to-point synchronization across PEs within a kernel

```
Enables kernel fusion
global void stencil multi step float *u, float *v, int N, int *sync, ...) {
int ix = get_ix blockIdx blockDim threadIdx);
                                                                                                      Data
                                                                                                                              _Sync.
int iy = get_iy(blockIdx blockDim threadIdx);
                                                                                                ny
for (int iter = 0; iter < N; iter++) {</pre>
  swap(u, v); compute(u, v, ix, iy);
  // Thread block-level data exchange (assume even/odd iter buffering)
  int boffset = get_block_offet(blockIdx blockDim);
                                                                                            PE i
  if (blockIdx.y == 0)
    nvshmemx_float_put_nbi_block(u+(ny+1)*nx+boffset, u+nx+boffset, blockDim.x, top_pe);
  if blockIdx y == (blockDim y-1))
    nvshmemx_float_put_nbi_block(u + boffset, u+ny*nx+boffset, blockDim.x, bottom_pe);
  if blockIdx.y == 0 | blockIdx.y == (blockDim y-1)) {
                                                                              Be aware of
    __syncthreads();
                                                                         synchronization costs.
    nvshmem_quiet();
                                                                            Best strategy is
                                                                                                                                   nx
    if (threadIdx.x == 0 && threadIdx y == 0) {
                                                                        application dependent!
      nvshmem_atomic_inc(sync, top_pe);
      nvshmem_atomic_inc(sync, bottom_pe);
                                                                                          PE i+1
  nvshmem_wait_until(sync, NVSHMEM_CMP_GT, 2*iter*gridDim.x);
```

PE i-1





## **Collective Kernel Launch**

Ensures progress when using device-side inter-kernel synchronization

NVSHMEM Usage	CUDA Kernel launch
Device-Initiated Communication	Execution config syntax <<<>>> or launch APIs
Device-Initiated Synchronization	nvshmemx_collective_launch

- CUDA's throughput computing model allows (encourages) grids much larger than a GPU can fit
- Inter-kernel synchronization requires producer and consumer threads to execute concurrently
- Collective launch guarantees co-residency using CUDA cooperative launch and requirement of 1PE/GPU




\_\_device\_\_ void nvshmem\_TYPENAME\_p(TYPE \*dest, TYPE value, int pe)

- dest [OUT]: Symmetric address of the destination data object.
- value [IN]: The value to be transferred to dest.
- pe [IN]: The number of the remote PE.

https://docs.nvidia.com/hpc-sdk/nvshmem/api/docs/gen/api/rma.html#nvshmem-p

TYPENAME can be: float, double, char, schar, short, int, long, longlong, uchar, ushort, uint, ulong, ulonglong, ..., ptrdiff

https://docs.nvidia.com/hpc-sdk/nvshmem/api/docs/gen/api/rma.html#stdrmatypes






## Thread-level communication

- Allows fine grained communication and computation overlap
- Efficient mapping to NVLink fabric on DGX systems

```
_global__ void stencil_single_step(float *u, float *v, ...) {
                                                                                                  ny
int ix = get_ix(blockIdx, blockDim, threadIdx);
int iy = get_iy(blockIdx, blockDim, threadIdx);
compute(u, v, ix, iy);
// Thread-level data communication API
                                                                                             PE i
if (iy == 1)
  nvshmem_float_p(u+(ny+1)*nx+ix, u[nx+ix], top_pe);
if (iy == ny)
  nvshmem_float_p(u+ix, u[ny*nx+ix], bottom_pe);
for (int iter = 0; iter < N; iter++) {</pre>
swap(u, v);
stencil_single_step<<<..., stream>>>(u, v, ...);
nvshmem_barrier_all_on_stream(stream);
                                                                                            PE i+1
```








\_\_device\_\_ void nvshmemx\_TYPENAME\_put\_nbi\_block(TYPE \*dest, const TYPE \*source, size\_t nelems, int pe)

- dest [OUT]: Symmetric address of the destination data object.
- source [IN]: Symmetric address of the object containing the data to be copied.
- nelems [IN]: Number of elements in the dest and source arrays.
- pe [IN]: The number of the remote PE.

Cooperative call: Needs to be called by all threads in a block. thread and warp are also available. x in nvshmemx marks API as extension of the OpenSHMEM APIs.



https://docs.nvidia.com/hpc-sdk/nvshmem/api/docs/gen/api/rma.html?highlight=nvshmemx\_typename\_put\_nbi\_block#nvshmem-put-nbi
TYPENAME can be: float, double, char, schar, short, int, long, longlong, uchar, ushort, uint, ulong, ulonglong, ..., ptrdiff
<a href="https://docs.nvidia.com/hpc-sdk/nvshmem/api/docs/gen/api/rma.html#stdrmatypes">https://docs.nvidia.com/hpc-sdk/nvshmem/api/docs/gen/api/rma.html#stdrmatypes</a>






#### Thread-GROUP communication

- More efficient data transfers over networks like IB
- NVSHMEM operations can be issued by all threads in a block/warp
- Still allows inter-warp/inter-block overlap

```
global void stencil_single_step(float * float *v, ...) {
                                                                                               ny
   ix = get_ix(blockIdx blockDim threadIdx);
   iy = get_iy(blockIdx blockDim threadIdx);
compute(u, v, ix, iy);
// Thread block-level communication API
                                                                                           PE i
   boffset = get_block_offet(blockIdx blockDim);
if (blockIdx.y == 0)
 nvshmemx_float_put_nbi_block(u+(ny+1)*nx+boffset, u+nx+boffset, blockDim.x, top_pe);
if (blockIdx.y == (blockDim.y-1))
 nvshmemx_float_put_nbi_block(u+boffset, u+ny*nx+boffset, blockDim.x, bottom_pe);
 (int iter = 0; iter < N; iter++) {</pre>
swap(u, v);
stencil_single_step<<<..., stream>>>(u, v, ...);
nvshmem_barrier_all_on_stream(stream);
                                                                                         PE i+1
```





\_device\_\_\_ void nvshmem\_quiet(void)

Ensures completion of all operations on symmetric data objects issued by the calling PE.

https://docs.nvidia.com/hpc-sdk/nvshmem/api/docs/gen/api/ordering.html#nvshmem-quiet





\_device\_\_ inline void nvshmemx\_signal\_op(uint64\_t \*sig\_addr, uint64\_t signal, int sig\_op, int pe)

- sig\_addr [OUT]: Symmetric address of the signal word to be updated.
- signal [IN]: The value used to update sig\_addr.
- sig\_op [IN]: Operation used to update sig\_addr with signal. (NVSHMEM\_SIGNAL\_SET or NVSHMEM\_SIGNAL\_ADD)
- pe [IN]: The number of the remote PE.

x in nvshmemx marks API as extension of the OpenSHMEM APIs.

https://docs.nvidia.com/hpc-sdk/nvshmem/api/docs/gen/api/signal.html#nvshmemx-signal-op





\_device\_\_ void nvshmem\_TYPENAME\_atomic\_inc(TYPE \*dest, int pe)

- dest [OUT]: Symmetric address of the signal word to be updated.
- pe [IN]: The number of the remote PE.

These routines perform an atomic increment operation on the dest data object on PE.

https://docs.nvidia.com/hpc-sdk/nvshmem/api/docs/gen/api/amo.html#nvshmem-atomic-inc

TYPENAME can be: float, double, char, schar, short, int, long, longlong, uchar, ushort, uint, ulong, ulonglong, ..., ptrdiff

https://docs.nvidia.com/hpc-sdk/nvshmem/api/docs/gen/api/rma.html#stdrmatypes



- ivars[N]: Symmetric address of an array of remotely accessible data objects. | Symmetric address of a remotely accessible data object.
- nelems [IN]: The number of elements in the ivars array.
- status [IN]: Local address of an optional mask array of length nelems that indicates which elements in ivars are excluded from the wait set. Set to NULL when not used.
- cmp [IN]: A comparison operator (NVSHMEM\_CMP\_EQ, NVSHMEM\_CMP\_NE, NVSHMEM\_CMP\_GT, NVSHMEM\_CMP\_GE, NVSHMEM\_CMP\_LT, NVSHMEM\_CMP\_LE) that compares elements of ivars ivar with cmp\_value.
- cmp\_value [IN]: The value to be compared with the objects pointed to by ivars.

https://docs.nvidia.com/hpc-sdk/nvshmem/api/docs/gen/api/sync.html#nvshmem-wait-until-all

https://docs.nvidia.com/hpc-sdk/nvshmem/api/docs/gen/api/sync.html#nvshmem-wait-until

TYPENAME can be: float, double, char, schar, short, int, long, longlong, uchar, ushort, uint, ulong, ulonglong, ..., ptrdiff (see: <a href="https://docs.nvidia.com/hpc-sdk/nvshmem/api/docs/gen/api/rma.html#stdrmatypes">https://docs.nvidia.com/hpc-sdk/nvshmem/api/docs/gen/api/rma.html#stdrmatypes</a>





## **In-Kernel Synchronization**

- Point-to-point synchronization across PEs within a kernel

```
Enables kernel fusion
global void stencil multi step float *u, float *v, int N, int *sync, ...) {
int ix = get_ix blockIdx blockDim threadIdx);
                                                                                                      Data
                                                                                                                              _Sync.
int iy = get_iy(blockIdx blockDim threadIdx);
                                                                                                ny
for (int iter = 0; iter < N; iter++) {</pre>
  swap(u, v); compute(u, v, ix, iy);
  // Thread block-level data exchange (assume even/odd iter buffering)
  int boffset = get_block_offet(blockIdx blockDim);
                                                                                            PE i
  if (blockIdx.y == 0)
    nvshmemx_float_put_nbi_block(u+(ny+1)*nx+boffset, u+nx+boffset, blockDim.x, top_pe);
  if blockIdx y == (blockDim y-1))
    nvshmemx_float_put_nbi_block(u + boffset, u+ny*nx+boffset, blockDim.x, bottom_pe);
  if blockIdx.y == 0 | blockIdx.y == (blockDim y-1)) {
                                                                              Be aware of
    __syncthreads();
                                                                         synchronization costs.
    nvshmem_quiet();
                                                                            Best strategy is
                                                                                                                                   nx
    if (threadIdx.x == 0 && threadIdx y == 0) {
                                                                        application dependent!
      nvshmem_atomic_inc(sync, top_pe);
      nvshmem_atomic_inc(sync, bottom_pe);
                                                                                          PE i+1
  nvshmem_wait_until(sync, NVSHMEM_CMP_GT, 2*iter*gridDim.x);
```


PE i-1





# **NVSHMEM perftestS**


#### shmem\_p\_bw and shmem\_put\_bw on JUWELS Booster - NVIDIA A100 40 GB





# **NVSHMEM perftestS**

#### shmem\_p\_bw and shmem\_put\_bw on JUWELS Booster - NVIDIA A100 40 GB






## **Optimized Intra-Node Communication**

Supported on NVLink and PCI-E

Use CUDA IPC or cuMem\* API to map symmetric memory of intra-node PEs into virtual address space

nvshmem\_[put|get] on device ->
load/store

nvshmem\_[put|get]\_on\_stream->
cudaMemcpyAsync






## **Optimized Inter-Node Communication**

NVSHMEM supports inter-node communication over InfiniBand, RoCE, and UCX (experimental)

Using GPUDirect RDMA (data plane)

Reverse offloads network transfers from GPU to the CPU (control plane)

Ring buffer implementation avoids memory fences when interacting with CPU network proxy








# Optimized Inter-Node Communication Improved

IB GPUDirect Async (IBGDA) over InfiniBand

Using GPUDirect RDMA (data plane)


GPU directly initiates network transfers involving the CPU only for the setup of control data structures






# **NVSHMEM perftestS with IBGDA**

shmem\_p\_bw and shmem\_put\_bw on JUWELS Booster - NVIDIA A100 40 GB





# NVSHMEM Version with NVL, CPU Proxy and IBGDA








# **QUDA Strong Scaling on Selene**

#### Lattice Quantum ChromoDynamics



## **Summary and More Information**



- CUDA Graphs help minimize CPU-side launch overhead and Device-side execution overhead
- Device-initiate communication enables:
  - fine grained communication and computation overlap with sometimes less coding effort
  - kernel fusion not possible with host initiate communication models like MPI and NCCL
- With IB GPUDirect Async (IBGDA) NVSHMEM can achieve peak Network message rates
- Without IBGDA for good intranode device-initiated communication performance it is necessary to aggregate larger messages (nvshmemx\_TYPENAME\_put\_nbi\_block)
- CUDA Graphs documentation <a href="https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html#cuda-graphs">https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html#cuda-graphs</a>
- NVSHMEM: CUDA-Integrated Communication for NVIDIA GPUs (a Magnum IO session): <a href="https://www.nvidia.com/en-us/on-demand/session/gtcspring22-s41044/">https://www.nvidia.com/en-us/on-demand/session/gtcspring22-s41044/</a>

Overcoming Latency Barriers: Strong Scaling HPC Applications with NVSHMEM:

- https://www.nvidia.com/en-us/on-demand/session/gtcsj20-s21673/
- https://developer.nvidia.com/blog/scaling-scientific-computing-with-nvshmem/
- https://developer.nvidia.com/blog/accelerating-nvshmem-2-0-team-based-collectives-using-nccl/

