Register Allocation

Eva Rose Kristoffer Rose

NYU Courant Institute
Compiler Construction (CSCI-GA.2130-001)
http://cs.nyu.edu/courses/fall14/CSCI-GA.2130-001/lecture-10.pdf

November 13, 2014






- Basic Block Code Generation
- Basic Block DAG
- Cross-BB Register Allocation
- Interference Graphs
- 🏮 HACS & Project Milestone 2 Part B





Sixth compilation phase



Eva Rose, Kristoffer Rose

- Basic Block Code Generation
- Basic Block DAG
- Cross-BB Register Allocation
- 4 Interference Graphs
- MACS & Project Milestone 2 Part B





Basic Block Code Generation Basic Block DAG Cross-BB Register Allocation Interference Graphs HACS & Project Milestone 2 Part B

Next-Use

How many registers are needed inside a basic block?





Idea

Now generate the instructions but...

- Maintain mapping between variables and registers.
- Avoid loading values already in a register.
- Store only as needed.
- Reuse registers that have no further use.





Let's translate

Reconstruct Dragon Book Figure 8.16 from this.





Let's translate

Reconstruct Dragon Book Figure 8.16 from this.





Register Allocation: getReg

We have value *V* how do we get it in a register?

- If we got it all is already well!
- If we have an empty register then use that.
- If there is no free register we have to make one—
 - If we have a redundant one, use that;
 - ② If we know our instruction will destroy a register, use it;
 - If we have no next-use then it is as free;
 - Otherwise we have to spill.





- Basic Block Code Generation
- Basic Block DAG
- Cross-BB Register Allocation
- 4 Interference Graphs
- 5 HACS & Project Milestone 2 Part B





DAG – Directed Acyclic Graph

- One node per initial value.
- ▶ One node per statement, with an edge to last node observing every parameter.
- ▶ Node labeled by operator and list of variables *not* used further.
- Output nodes are those with live exit variables.





DAG uses

- ▶ Local common subexpressions.
- ▶ Dead code elimination.
- Apply albegraic simplifications.
- Reorder statements to reduce variable count.
- Register Allocation.






$$a = b + c$$

$$b = a - d$$

$$c = b + c$$

$$d = a - d$$








Local Common Subexpressions

$$a = b + c$$

$$b = a - d$$

$$c = b + c$$

$$d = a - d$$







Inputs: b,c,d

$$a = b + c$$

$$b = b - c$$

$$c = c + d$$

$$e = b + c$$

Outputs: a,b







Dead Code Elimination

Inputs: b,c,d


$$a = b + c$$

$$b = b - c$$

$$c = c + d$$

$$e = b + c$$

Outputs: a,b







$$x + 0 = 0 + x = x$$
$$x \times 1 = 1 \times x = x$$

$$x - 0 = x$$
$$x/1 = x$$

EXPENSIVE CHEAPER
$$x^{2} = x \times x$$

$$2 \times x = x + x$$

$$x/2 = x \times 0.5 (= x \gg 1)$$





$$x + 0 = 0 + x = x$$
 $x - 0 = x$
 $x \times 1 = 1 \times x = x$ $x/1 = x$

EXPENSIVE CHEAPER
$$x^2 = x \times x$$

$$2 \times x = x + x$$

$$x/2 = x \times 0.5 (= x \gg 1)$$





Basic Block Code Generation Basic Block DAG Cross-BB Register Allocation Interference Graphs HACS & Project Milestone 2 Part B

- Constant folding
- Commutativity with Local Common Subexpressions
- Associativity with composite expressions

$$a = c + b$$

 $e = c + d + b$







- Constant folding
- Commutativity with Local Common Subexpressions
- Associativity with composite expressions

$$a = c + b$$
 $e = c + d + b$








- Constant folding
- Commutativity with Local Common Subexpressions
- Associativity with composite expressions

$$a = c + b$$
 $e = c + d + b$







Array References

$$x = a[i]$$

$$a[j] = y$$

$$z = a[i]$$








Array References

$$x = a[i]$$

$$a[j] = y$$

$$z = a[i]$$







$$\begin{array}{ccc}
1 & \mathbf{x} &= \mathbf{p} \\
2 & \mathbf{q} &= \mathbf{y}
\end{array}$$

The entire memory is a single array! Needs pointer ("points-to") analysis!






$$\begin{array}{ccc}
1 & \mathbf{x} &= \mathbf{p} \\
2 & \mathbf{q} &= \mathbf{y}
\end{array}$$

The entire memory is a single array! Needs pointer ("points-to") analysis!





Back to Code




Respect ordering, pay special attention to overlapping side





Back to Code




$$a = b + c$$
 $b = a - d$
 $c = b + c$
 $d = b$

Respect ordering, pay special attention to overlapping side effects!





Back to Code



$$a = b + c$$
 $b = a - d$
 $c = b + c$
 $d = b$

Respect ordering, pay special attention to overlapping side effects!





- Basic Block Code Generation
- Basic Block DAG
- Cross-BB Register Allocation
- 4 Interference Graphs
- 5 HACS & Project Milestone 2 Part B





Example

```
int mult(int a, int b)
  int i = a:
  int r = 0;
  while (i>0) {
    r += b;
    i--:
  return r:
```



Example (IR)

```
int mult(int a, int b)
  i = a
  r = 0
  goto Test
Next:
  r = r + b
  i = i - 1
Test:
  if i>0 goto Next
  return r;
```



ARM32 Instruction Subset

```
MOV reg, arg
                       reg = R0 | R1 | ... | R15 | SP | LR | PC
                       arg = #imm8 | reg | reg,LSL #imm5 | reg,LSR #imm5
ADD reg.reg1.arg2
SUB reg, reg1, arg2
MUL reg, reg1, arg2
                       immn = n-bit unsigned constant
AND reg.reg1.arg2
ORR reg.reg1.arg2
EOR reg.reg1.arg2
CMP reg, arg
    imm12
Bcd imm12
                       cd = EO \mid NE \mid GT \mid LT \mid GE \mid LE \mid CS \mid CC
BL imm12
                       mem = [reg, arg]
                                          b = B?
LDRb reg.mem
STRb reg.mem
LDMFD rea!.mrea
                       mrea = {rea....rea}
STMFD reg!, mreg
```





ARM32 Calling Conventions

Register	On Entry	On Return
r0-3	parameter or unused	return value or unused
r4–11	preserved	same as on entry
r12	undefined	undefined
r13 'sp'	stack pointer	same as on entry
r14 'lr'	return address	(unconstrained)
r15 'pc'	program counter	return address





Example (ARM32 Subset)

mult:

MOV r2,r0

MOV r3,#0

B Test

Next: ADD r3,r3,r1

SUB r2,r2,#1

Test: CMP r2,#0

BGT Next

MOV r0,r3

; "a"=r0, "b"=r1 : "i"=r2

; "r"=r3





Register Allocation: *getReg* **for One Basic Block**

We have value *V* how do we get it in a register?

- If we got it all is already well!
- If we have an empty register then use that.
- If there is no free register we have to make one—
 - If we have a redundant one, use that;
 - ② If we know our instruction will destroy a register, use it;
 - If we have no next-use then it is as free;
 - Otherwise we have to spill.





Register Allocation for Multiple Basic Blocks?

Determine which variables are required for each jump. . .





r0 r1 r2 r3 a b r i

```
MOV r3,r0  # a,i b a,i r0,r3 r1 r0,r
MOV r2,#0  # a,i b r a,i r0,r3 r1 r2 r0,r
B Test  # a,i b r a,i r0,r3 r1 r2 r0,r
```

Next: ADD r2,r2,r1 SUB r3.r3.#1

Test: CMP r3,#0

r b r i r0 r1 r2,r0 r3





```
# r0
                                    r1 r2 r3
                                                        b r i
       STMFD sp!,\{r4-r11,lr\} \# a b
mult:
                                                 r0
                                                        r1
```





r0 r1 r2 r3 b r i STMFD sp!,{r4-r11,lr} # a mult: r0 r1r3,r0MOV # a.i b a.i r0.r3 r1 r0.r3





```
# r0
                                 r1 r2 r3
                                                    b r i
      STMFD sp!,{r4-r11,lr} # a
mult:
                                             r0
                                                    r1
      MOV
            r3.r0
                            # a,i b
                                       a,i
                                             r0.r3 r1
                                                          r0,r3
      MOV
            r2.#0
                            # a,i b r a,i r0,r3 r1 r2 r0,r3
```





```
# r0
                                 r1 r2 r3
                                                   b r i
      STMFD sp!,\{r4-r11,lr\} # a b
mult:
                                            r0
                                                   r1
      MOV
            r3.r0
                           # a,i b
                                      a,i
                                            r0.r3 r1
                                                        r0,r3
      MOV
            r2.#0
                           #a,ibra,i
                                            r0,r3 r1 r2 r0,r3
      B Test
                           # a.i b r a.i r0.r3 r1 r2 r0.r3
```





```
# r0
                                r1 r2 r3
                                                  b r i
mult:
      STMFD sp!,\{r4-r11,lr\} # a b
                                           r0
                                                  r1
                          # a,i b
      MOV
            r3.r0
                                     a.i
                                           r0.r3 r1
                                                       r0,r3
      MOV
            r2.#0
                          #a,ibra.i
                                           r0,r3 r1 r2 r0,r3
      B Test
                          #a.ibra.i
                                           r0.r3 r1 r2 r0.r3
                          # a.i b r a.i r0.r3 r1 r2 r0.r3
Test:
      CMP
           r3.#0
```





```
# r0
                                r1 r2 r3
                                                  b r i
mult:
      STMFD sp!,\{r4-r11,lr\} # a b
                                           r0
                                                  r1
                          # a,i b
      MOV
            r3.r0
                                 a,i
                                           r0.r3 r1
                                                       r0,r3
      MOV
            r2.#0
                          #a,ibra.i
                                           r0,r3 r1 r2 r0,r3
      B Test
                          # a.i b r a.i r0.r3 r1 r2 r0.r3
                          # a.i b r a.i r0.r3 r1 r2 r0.r3
Test:
      CMP
           r3.#0
                          # a.i b r a.i r0.r3 r1 r2 r0.r3
      BGT Next
```





```
# r0
                                r1 r2 r3
                                                  b r i
mult:
      STMFD sp!,\{r4-r11,lr\} # a b
                                           r0
                                                  r1
      MOV
            r3.r0
                          # a.i b
                                  a.i
                                           r0.r3 r1
                                                       r0.r3
      MOV
            r2.#0
                          #a,ibra,i
                                           r0.r3 r1 r2 r0.r3
      B Test
                           # a.i b r a.i r0.r3 r1 r2 r0.r3
                           # a.i b r a.i r0.r3 r1 r2 r0.r3
Next:
      ADD
            r2.r2.r1
                          # a.i b r a.i r0.r3 r1 r2 r0.r3
Test:
      CMP
            r3.#0
      BGT Next
                           # a.i b r a.i r0.r3 r1 r2 r0.r3
```





```
# r0
                                r1 r2 r3
                                                 b r i
mult:
      STMFD sp!,\{r4-r11,lr\} # a b
                                           r0
                                                 r1
      MOV
            r3.r0
                          # a.i b
                                  a.i
                                           r0.r3 r1
                                                       r0.r3
      MOV
            r2.#0
                          #a,ibra,i
                                           r0.r3 r1 r2 r0.r3
      B Test
                          # a.i b r a,i r0,r3 r1 r2 r0,r3
                          #a.ibra.i
                                          r0.r3 r1 r2 r0.r3
Next:
      ADD
            r2.r2.r1
                          # a b
      SUB
            r3.r3.#1
                                           r0
                                                 r1 r2 r3
                          # a.i b r a.i r0.r3 r1 r2 r0.r3
Test:
      CMP
            r3.#0
      BGT Next
                          # a.i b r a.i r0.r3 r1 r2 r0.r3
```





```
# r0
                                 r1 r2 r3
                                                    b r i
mult:
      STMFD sp!,\{r4-r11,lr\} # a b
                                             r0
                                                    r1
      MOV
            r3.r0
                            # a.i b
                                       a.i
                                             r0.r3
                                                   r1
                                                          r0.r3
      MOV
            r2.#0
                            #a,ibra,i
                                             r0.r3 r1 r2 r0.r3
      B Test
                            #a.ibr
                                       a.i
                                             r0.r3 r1 r2 r0.r3
                            # a.i b r a.i
                                             r0.r3 r1 r2 r0.r3
Next:
      ADD
            r2.r2.r1
                                 h
                                                    r1 r2 r3
      SUB
            r3.r3.#1
                            # a
                                    r
                                             r0
                                 b r i
                                                    r1 r2 r3
Test:
      CMP
            r3.#0
                                             r0
      BGT Next
                            # a
                                 b r i
                                             r0
                                                    r1 r2 r3
```





```
# r0
                                  r1 r2 r3
                                                    b r i
mult:
      STMFD sp!,\{r4-r11,lr\} # a b
                                              r0
                                                    r1
                            # a,i b
       MOV
            r3.r0
                                        a,i
                                              r0.r3
                                                    r1
                                                          r0.r3
       MOV
            r2.#0
                            #a,ibra,i
                                              r0.r3 r1 r2 r0.r3
       B Test
                            #a.ibr
                                        a.i
                                              r0.r3 r1 r2 r0.r3
                                  b r i
                                              r0
                                                    r1 r2 r3
Next:
       ADD
            r2.r2.r1
                            # a
                                    r
                                                    r1 r2 r3
                            # a
                                  h
       SUB
            r3.r3.#1
                                              r0
                                  b r i
                                                    r1 r2 r3
Test:
       CMP
            r3.#0
                                              r0
       BGT Next
                            # a
                                  b r i
                                              r0
                                                    r1 r2 r3
```





r0 r1 r2 r3 b r i mult: STMFD sp!, $\{r4-r11,lr\}$ # a b r0 r1MOV r3.r0 # a.i b a.i r0.r3r1r0.r3MOV r2.#0 #a,ibra,i r0.r3 r1 r2 r0.r3 B Test #a.ibr a.i r0.r3 r1 r2 r0.r3 b r i r0r1 r2 r3 Next: ADD r2.r2.r1 # a r1 r2 r3 # a h SUB r3.r3.#1 r0b r i r1 r2 r3 Test: CMPr3.#0 r0BGT Next # a b r i r0r1 r2 r3 b r i MOV r0.r2 # r r0r1 r2.r0 r3





```
# r0
                                r1 r2 r3
                                                 b r i
mult:
      STMFD sp!,\{r4-r11,lr\} # a b
                                           r0
                                                 r1
      MOV
            r3.r0
                          # a.i b a.i
                                           r0.r3 r1
                                                       r0.r3
      MOV
            r2.#0
                          # a,i b r a,i r0,r3 r1 r2 r0,r3
      B Test
                          # a.i b r a.i r0.r3 r1 r2 r0.r3
                          #abri
                                           r0
                                                 r1 r2 r3
Next:
      ADD
            r2.r2.r1
                          # a
                                b r i
                                                 r1 r2 r3
      SUB
            r3.r3.#1
                                           r0
                               b r i
                                                 r1 r2 r3
Test:
      CMP
           r3.#0
                                           r0
      BGT Next
                          # a
                                b r i
                                           r0
                                                 r1 r2 r3
      VOM
                      #r bri
            r0.r2
                                           r0
                                                 r1 r2.r0 r3
      LDMFD sp!.{r4-r11.pc} # r
                                                 r1 r0
```





```
# r0
                                  r1 r2 r3
                                                     b r i
mult:
                            # a
                                  h
                                              r0
                                                     r1
                            # a,i b
       MOV
            r3.r0
                                        a.i
                                              r0.r3
                                                     r1
                                                           r0.r3
       MOV
            r2.#0
                            #a.ibra.i
                                              r0.r3 r1 r2 r0.r3
       B Test
                            #a.ibr
                                        a.i
                                              r0.r3 r1 r2 r0.r3
                                                     r1 r2 r3
                                  b r i
                                              r0
Next:
       ADD
            r2.r2.r1
                            # a
                                                     r1 r2 r3
       SUB
                            # a
                                  h
            r3.r3.#1
                                              r0
       CMP
                                  b r i
                                                     r1 r2 r3
Test:
            r3.#0
                            # a
                                              r0
       BGT Next
                            # a
                                  b r i
                                                     r1 r2 r3
                                              r0
       VOM
                                  b r i
            r0.r2
                            # r
                                              r0
                                                     r1 r2.r0 r3
       MOV
            pc.lr
                            # r
                                  b
                                                     r1 r0
```



- Basic Block Code Generation
- Basic Block DAG
- Cross-BB Register Allocation
- Interference Graphs
- 5 HACS & Project Milestone 2 Part B





Basic Block Code Generation Basic Block DAG Cross-BB Register Allocation **Interference Graphs** HACS & Project Milestone 2 Part B

Interference Graph

Track variables that are live at the same time

Analyze backwards, one 3-address instruction at the time:

- When a variable is set then it is removed.
- When a variable is used then it is added.





asic Block Code Generation Basic Block DAG Cross-BB Register Allocation Interference Graphs HACS & Project Milestone 2 Part B

Interference Graph

Track variables that are live at the same time

Analyze backwards, one 3-address instruction at the time:

- When a variable is set then it is removed.
- When a variable is used then it is added.





```
int mult(int a, int b)
  i = a
  r = 0
  goto Test
Next:
  r = r + b
  i = i - 1
Test:
  if i>0 goto Next
  return r;
```



Interference Graph





```
int mult(int a, int b)
  i = a
  r = 0
  goto Test
Next:
  r = r + b
  i = i - 1
Test:
  if i>0 goto Next {r}
  return r;
```







```
int mult(int a, int b)
  i = a
  r = 0
  goto Test
Next:
  r = r + b
  i = i - 1
                     {i,r}
Test:
  if i>0 goto Next
  return r;
```







```
int mult(int a, int b)
  i = a
  r = 0
                     {i,r}
  goto Test
Next:
  r = r + b
  i = i - 1
                     {i,r}
                     {i,r}
Test:
  if i>0 goto Next
                     \{r\}
  return r;
```







```
int mult(int a, int b)
                      {a}
  i = a
  r = 0
                      {i,r}
  goto Test
Next:
  r = r + b
  i = i - 1
                      {i,r}
                      {i,r}
Test:
  if i>0 goto Next
                      \{r\}
  return r;
```







```
int mult(int a, int b)
                      {a}
  i = a
  r = 0
                      {i,r}
  goto Test
Next:
                      {b,i,r}
  r = r + b
  i = i - 1
                      {i,r}
                      {i,r}
Test:
  if i>0 goto Next
                      \{r\}
  return r;
```







```
int mult(int a, int b)
                     {a}
  i = a
  r = 0
                     {i,r}
  goto Test
Next:
                     {b,i,r}
  r = r + b
  i = i - 1
                     {i,r}
                     {i.r}
Test:
                     {b.i.r}
  if i>0 goto Next
  return r;
```





```
int mult(int a, int b)
                     {a}
  i = a
  r = 0
                     {i,r}
  goto Test
Next:
                     {b,i,r}
  r = r + b
  i = i - 1
                     {i,r}
                     {b.i.r}
Test:
                     {b.i.r}
  if i>0 goto Next
  return r;
```





```
int mult(int a, int b)
                     {a}
  i = a
  r = 0
                     {b,i,r}
  goto Test
Next:
                     {b,i,r}
  r = r + b
  i = i - 1
                     {b.i.r}
                     {b.i.r}
Test:
                     {b.i.r}
  if i>0 goto Next
  return r;
```







```
int mult(int a, int b)
                     {a,b}
  i = a
  r = 0
                     {b,i,r}
  goto Test
Next:
                     {b,i,r}
  r = r + b
  i = i - 1
                     {b,i,r}
                     {b.i.r}
Test:
                     {b.i.r}
  if i>0 goto Next
  return r;
```





```
int mult(int a, int b)
                     {a,b}
  i = a
  r = 0
                     {b,i,r}
  goto Test
Next:
                     {b,i,r}
  r = r + b
  i = i - 1
                     {b,i,r}
                     {b,i,r}
Test:
                     {b.i.r}
  if i>0 goto Next
  return r;
```





Example (ARM32 Subset, finished)

mult: MOV r2,r0

MOV r0,#0

B Test

Next: ADD r0,r0,r1

SUB r2,r2,#1

Test: CMP r2,#0

BGT Next

MOV pc,lr





Example (Full ARM32)

mult: MOVS r2,r0

> VOM r0.#0

B Test

r0,r0,r1 Next: ADD

SUBS r2.r2.#1

BPL Next Test:

MOV pc,lr





 $\#\{a=r0,b=r1\}$

Spill Example (IR)

if i>0 goto Next

return r;

Start:

```
i = a
r = 0
goto Test

Next: #{b,i,r}
r = r + b
i = i - 1

Test: #{b,i,r}
```

#{r}

End:

Questions?





```
.global udiv64
udiv64:
    adds
              r0,r0,r0
    adc
               r1,r1,r1
    .rept 31
        cmp
                 r1.r2
        subcs
                 r1,r1,r2
        adcs
                 r0,r0,r0
        adc
                 r1,r1,r1
    .endr
            r1.r2
    cmp
    subcs
            r1,r1,r2
    adcs
            r0,r0,r0
            lr
    bx
```



- Basic Block Code Generation
- Basic Block DAG
- Cross-BB Register Allocation
- 4 Interference Graphs
- HACS & Project Milestone 2 Part B





HACS & Project Milestone 2 Part B

Questions?



