پروژه اول طراحی کامپیوتری سیستم های دیجیتال پاییز 1401

فاطمه شاه حسینی 810199440 محیا نفیسی 810198524

فایل های و ریلاگ:


```
timescale 1ns/1ns
module Controller (
    set,
    calc
);
    input set;
    output reg calc;
    always@(set)begin
    calc = 1'b0;
    if(set == 1'b1)
        calc = 1'b1;
    end
endmodule
```

```
`timescale 1ns/1ns
module DataPath (
    in,
    out,
    calc,
    set
);
    parameter memsize = 25;
    input calc, set;
    input [memsize-1:0]in;
    output [memsize-1:0]out;

    Reg25 permutation_reg(in, out, calc, set);
endmodule
```


```
timescale 1ns/1ns
 timescale 1ns/1ns
                                                            module Reg25 (
define EOF 32'hFFFF_FFFF
                                                                in,
module TB ();
                                                                calc,
                                                                set
   reg [24:0] Mem [0:63];
   reg [24:0]line;
                                                                parameter memsize = 25;
   wire [24:0]mem;
                                                                input calc, set;
   reg set = 1'b1;
                                                                input [memsize-1:0]in;
                                                                output [memsize-1:0]out;
   reg [8*11:0]inFileName = "0.in";
                                                                reg [memsize-1:0]mem;
    reg [8*12:0]outFileName = "0.out";
                                                                always @(posedge set)
    integer test, i, outFile, testCounts=3, k;
                                                                mem = in;
   DataPath db(line, mem, calc, set);
                                                                always @(posedge calc) begin
   Controller cu(set, calc);
                                                                    mem[10] <= mem[0];
                                                                    mem[11] <= mem[6];
mem[12] <= mem[12];
        for (k = 0; k < testCounts; k = k+1) begin
                                                                     mem[13] <= mem[18];
           $sformat(inFileName, "%Od.in", k);
$sformat(outFileName, "%Od.out", k);
                                                                    mem[14] \leftarrow mem[24];
                                                                     mem[20] <= mem[1];
           $readmemb(inFileName,Mem);
                                                                    mem[21] <= mem[7];
            test = $fopen(inFileName, "r");
                                                                     mem[22] <= mem[13];
            outFile = $fopen(outFileName, "w");
                                                                     mem[23] <= mem[19];
                                                                     mem[5] <= mem[2];
            for(i = 0; i < 64; i= i+1) begin
                                                                     mem[6] <= mem[8];
              line = Mem[i];
                                                                     mem[7] \leftarrow mem[14];
        #5 set = 1'b1;
                                                                     mem[24] <= mem[20];
               #5;
                                                                     mem[15] <= mem[3];
               $fwriteb(outFile, mem);
                                                                     mem[16] <= mem[9];
               $fdisplay(outFile, "");
                                                                     mem[8] <= mem[15];
        #5 set = 1'b0;
                                                                     mem[9] <= mem[21];
                                                                     mem[0] <= mem[4];
            $fclose(test);
                                                                     mem[17] <= mem[10];
            $fclose(outFile);
                                                                     mem[18] <= mem[16];
                                                                     mem[19] <= mem[22];
                                                                    mem[1] <= mem[5];
mem[2] <= mem[11];
        #1000:
        $stop;
                                                                     mem[3] \leftarrow mem[17];
                                                                     mem[4] <= mem[23];
endmodule
```

:Waveform




: Run in Modelsim

Data Path and Controller




Test cases

0.out<<



1.out<<



2.out <<

