Mergesort with CUDA

25.02.2020

Architecture

Mapping Cuda calls to Hardware


Merge

Memory Hirachy of CUDA

Merging with local memory

Architecture

GPU and CPU uses different memories



Init:

```
1 T* gpup;
2 int sz = 10*sizeof(int);
3 cudaMalloc((void**)&gpup, sz);
Memory Transfer:
```

cudaMemcpy(gpup, cpup, nBytes, cudaMemcpyHostToDevice);

Ideas for Memory Management

```
class Storage {
      public:
2
        explicit Storage(const std::vector<T>&);
3
4
      private:
5
       std::vector<T> data;
       T* _cpu_pointer;
       T* _gpu_pointer;
       void initialize_gpu_memory();
   };
10
       Memory pool, takes ownership
       Initializes the gpu memory as copy
       Pointers for cpu/gpu locations
```

Lazy Memory Sync

```
class Storage {
      public:
       T* cpu_pointer();
3
       T* gpu_pointer();
        const T* cpu_pointer_const();
5
        const T* gpu_pointer_const();
6
7
      private:
8
        std::string head; \\ head = {CPU, GPU, SYNC}
9
        void sync to cpu();
10
        void sync to gpu();
11
   }:
12
   Example:
       After Initialization: head = SYNC
       Access, gpu_pointer_const(): head remains
       Access cpu_pointer(): head = CPU
        Acess gpu_pointer(): sync_to_cpu(); head = SYNC
      Architecture
```




Launching CUDA threads

Cuda Program

```
dim3 Grid(2)
  dim3 Block(4)
   add_kernel << Grid, Block >>> (...)
   Thread Layout:
                    Thread3
                              Thread0
                                               Thread3
   Thread0
            Block 0
                                       Block 1
   Addition:
   global
   add kernel(float* A, float* B, float* C, int n) {
       int i = blockDim.x * blockIdx.x + threadIdx.x;
3
       if (i < n) {
           C[i] = A[i] + B[i]:
5
       }
```


Programmer: Specifies number of blocks and threads



Dispatch:

1. Blocks to SM: Block $1 \to SM1$, Block $2 \to SM2 \dots$


Programmer: Specifies number of blocks and threads



Dispatch:

- 1. Blocks to SM: Block $1 \to SM1$, Block $2 \to SM2 \dots$
- 2. Grouping: Wrappend threads are allocated

Programmer: Specifies number of blocks and threads




Dispatch:

- 1. Blocks to SM: Block $1 \to SM1$, Block $2 \to SM2 \dots$
- 2. Grouping: Wrappend threads are allocated

Stengths:

Quantity: No branch prediction/ chaches, just cores

Programmer: Specifies number of blocks and threads



Dispatch:

- 1. Blocks to SM: Block $1 \to SM1$, Block $2 \to SM2 \dots$
- 2. Grouping: Wrappend threads are allocated

Stengths:

Quantity: No branch prediction/ chaches, just cores Latency Hiding: If wrap 1 stalls, scheduler starts wrap 2

Merge

Basic Merge Operation

13

```
A = 5 \quad 7 \quad 8 \quad 9 \quad 12 \quad 14 \quad 15 \quad 16
                   B = 1 \quad 2 \quad 3 \quad 4 \quad 6 \quad 10 \quad 11 \quad 13
                   C = ? ? ? ? ? ? ... ?
    void merge(T* a, T* b, T* c, int sz_a, int sz_b) {
         int i = 0, j = 0, k = 0;
2
         while (k < sz_a + sz_b) {
3
              if (i == sz a)
4
                   c[k++] = b[i++];
5
              else if (j == sz b)
6
                   c[k++] = a[i++];
7
             else if (a[i] <= b[j])
8
                   c[k++] = a[i++]:
9
              else
10
                   c[k++] = b[j++];
11
         }
12
         Merge
```

How to split A and B to spwan many threads? Example:

$$A = 0 \quad 0 \quad 0 \quad 0$$
 $B = 1 \quad 1 \quad 1 \quad 1$
 $C = ? \quad ? \quad ? \quad ? \quad ? \quad ? \quad ?$

How to split A and B to spwan many threads? Example:

$$A = 0 \quad 0 \quad 0 \quad 0$$
 $B = 1 \quad 1 \quad 1 \quad 1$
 $C = ? \quad ? \quad ? \quad ? \quad ? \quad ? \quad ?$

Naive: 2 Threads, half A and B


How to split A and B to spwan many threads? Example:

$$A = 0 \quad 0 \quad 0 \quad 0$$
 $B = 1 \quad 1 \quad 1 \quad 1$
 $C = ? \quad ? \quad ? \quad ? \quad ? \quad ? \quad ?$

Naive: 2 Threads, half A and B Result:


NEED TO CITE PAPER!

How to split two arrays in equal chuncks?



NEED TO CITE PAPER!


One feasible split: Array A to Thread 1, Array B to



Thread 2

NEED TO CITE PAPER!


Another feasible split: Array B to Thread 1, Array A



to Thread 2

NEED TO CITE PAPER!

Another split (seen before): Thread 1 gets half of A




and B

Summary: All allocations along vertical line split work equally!

NEED TO CITE PAPER!


Mergepath: Define the optimal split: One Elemet of B



Summary: All allocations along vertical line split work equally! Mergpath: Vertical move: pick array B; horizontal move: Array

NEED TO CITE PAPER!


Mergepath: Define the optimal split: Another Elemet



of B

NEED TO CITE PAPER!


Mergepath: Define the optimal split: Another Elemet



of B

NEED TO CITE PAPER!


Mergepath: Define the optimal split: Another Elemet



of B


NEED TO CITE PAPER!

Mergepath: Define the optimal split: Pick first elment




of A

NEED TO CITE PAPER!




NEED TO CITE PAPER!




Computation Procedure

```
1 __global
  void paralleMerge(int* a, int sz_a, int* b, int sz_b,
                      int* c, int length)
3
  {
       int diag = threadIdx.x * length;
5
       int a_start = mergepath(a, sz_a, b, sz_b, diag);
6
       int b_start = diag - a_start;
7
       merge(a, a_start, sz_a, b, b_start, sz_b, c, diag, leng
8
  }
      Each tread works on one part
      Thread calculates $A_lower$ mergepath
      Obtain B_lower as difference
      merges two sub-arrays
```


Problem: Slow as a Snail



Reason: So much global meory access




Reason: So much global meory access



Memory Hirachy of CUDA

The different memories and their sizes



Visibility:

Global Memory: Accessed by all threads

Shared Memory: Private for Block

Registers: Private for Thread

Size:

Global Memory: 2 GB

Shared Memory: Total: 192 KB, per block: 48 KB

Latency:

Global Memory: 8 GB/s Shared Memory: 80 GB/s

Memory Hirachy of CUDA

Merging with local memory

General Idea

Problem: Block shared memory: 48 Kb -> need to make blocks small enough Solution:

Determine large but small enough chuncks of arrays to load into blocks

Load into shared memeory

Each thread determines its range (as before), from shared memory

Each thread merges subset (as before)

```
1 __global
   void paralleMerge(const int* a, int sz_a, const int* b, in
                        int* c, int* boundaries, int length,
3
                        int size_shared) {
4
        extern __shared__ int shared[];
5
        shared int block ranges[4];
6
        ranges(block_ranges, sz_a, sz_b, boundaries);
7
        loadtodevice(a, sz_a, b, sz_b, block_ranges, shared);
8
        int diag = threadIdx.x * length;
9
        if (diag < block_ranges[2] + block_ranges[3]) {</pre>
10
             int a_start =
11
                  mergepath(shared, block_ranges[2], &shared[block_ranges[2], &shared[block_ranges[2]])
12
                             block_ranges[3], diag);
13
             int b_start = diag - a_start;
14
             merge(shared, a_start, block_ranges[2], &shared[block_ranges[2], &shared[block_ranges[2]])
15
                    b_start, block_ranges[3], c, diag + blockIdx
16
                    length);
17
18
19
```

Merging with local memory

Show the results

