## **Embedded Ada with Alire**

#### Fabien Chouteau

Embedded Software Engineer

**У**Twitter : @DesChips

GitHub : Fabien-Chouteau

\* Hackaday.io: Fabien.C



## Scope: MCUs

- Micro-controllers
  - "Simple" devices
  - A few KiB sometimes MiB of RAM and ROM
  - No virtual memory
  - A lot of inputs/outputs
- No Operating System (bare-metal)



### The hardware




### What do we need?

- Toolchain
- Board Support Package (BSP)
  - Run-time
  - Startup code
  - Linker scripts
  - Drivers
- Libraries



#### **Architecture of crates**





### Crates in this tutorial

- nrf51\_hal
- microbit\_bsp
- my\_application



## Create the nrf51\_hal crate

```
$ alr init --lib nrf51_hal
$ cd nrf51_hal
```

## Add useful dependencies

\$ alr with hal



# Add gnat\_arm\_elf dependency (toolchain)

```
$ alr with gnat_arm_elf
```

### Create the microbit\_bsp crate

```
$ cd ..
$ alr init --lib microbit_bsp
$ cd microbit_bsp
```

## Add a pin dependency to nrf51\_hal

## Configure run-time in GPR file

Zero-FootPrint run-times without parts that are specific to a given MCU or board

That means without:

- Linker script
- Startup code (crt0.S)

```
for Target use "arm-elf";
for Runtime ("Ada") use "zfp-cortex-m0";
```

## Get and build startup-gen

startup-gen generates startup files (crt0 and linker script) based on properties of the target device such as: architecture, memory layout, number of interrupts.

```
$ cd ..
```

```
$ alr get --build startup_gen
```

## Add device configuration in GPR file

```
package Device_Configuration is
   for CPU_Name use "ARM Cortex-MO";
   for Number_Of_Interrupts use "32";
   for Memories use ("flash", "ram");
   for Mem_Kind ("flash") use "rom";
   for Address ("flash") use "0x000000000";
   for Size ("flash") use "256K";
   for Mem Kind ("ram") use "ram";
   for Address ("ram") use "0x20000000";
   for Size ("ram") use "16K";
   for Boot_Memory use "flash";
end Device_Configuration;
```

## Use startup-gen generator

AdaCore <sub>15</sub>

## Add crt0 + linker script in GPR file

Add Asm\_CPP language to build crt0.S:

```
for Languages use ("Ada", "Asm_CPP");
```

Define a linker switch variable for the linker script:

```
Linker_Switches := ("-T", Project'Project_dir & "/src/link.ld");
```

This variable will be used by the application.

## Create the my\_application crate

```
$ cd ..
$ alr init --bin my_application
$ cd my_application
```

## Add a pin dependency to microbit\_bsp

```
$ alr with microbit_bsp --use=../microbit_bsp
```

## Configure GPR file

```
with "microbit_bsp.gpr";
project My_Application is
   for Runtime ("Ada") use MicroBit_BSP'Runtime ("Ada");
   for Target use MicroBit_BSP'Target;
   package Linker is
      for Default_Switches ("Ada") use
        MicroBit_BSP.Linker_Switches &
        ("-W1, --print-memory-usage",
         "-W1, --gc-sections");
   end Linker;
```

### Write hello-world

```
with Ada.Text_IO;
procedure My_Application is
begin
  for X in 1 .. 10 loop
     Ada.Text_IO.Put_Line ("Hello World!");
  end loop;
end My_Application;
```


# First build

\$ alr build

### Run hello-world on QEMU

# **Peripheral Drivers**

# **Memory Mapped Registers**



## **Memory Mapped Registers**

7	6	5	4	3	2	1	0
Reserved		Sense		Reserved			

Sense: Pin sensing mechanism

0: Disabled

2: Sense for high level

3: Sense for low level



```
#define SENSE_MASK
#define SENSE_POS
                     (4)
#define SENSE_DISABLED (0)
#define SENSE_HIGH (2)
#define SENSE_LOW (3)
uint8_t *register = 0x80000100;
// Clear Sense field
*register &= ~SENSE_MASK;
// Set sense value
*register |= SENSE_DISABLED << SENSE_POS;
```

```
-- High level view of the Sense field
type Pin_Sense is
  (Disabled,
   High,
  Low)
  with Size => 2;
    Hardware representation of the Sense field
for Pin_Sense use
  (Disabled \Rightarrow 0,
   High \Rightarrow 2,
   Low \Rightarrow 3);
```

```
-- High level view of the register
type IO_Register is record
  Reserved_A : UInt4;
  SENSE : Pin Sense;
  Reserved B : UInt2;
end record;
   Hardware representation of the register
for IO_Register use record
  Reserved_A at 0 range 0 .. 3;
  SENSE at 0 range 4 .. 5;
  Reserved_B at 0 range 6 .. 7;
end record;
```



```
Register : IO_Register
  with Address => 16#8000_0100#;
```

```
Register.SENSE := Disabled;
```



## Mapping for the nRF51

- nRF51
- 28 peripherals
- 414 memory mapped registers
- 903 fields in the registers

Who wants to write all the representation clauses?

## System View Description (SVD)

```
<field>
  <name>SENSE</name>
  <description>Pin sensing mechanism.</description>
  <lsb>4</lsb> <msb>5</msb>
  <enumeratedValues>
    <enumeratedValue>
      <name>Disabled</name>
      <description>Disabled.</description>
      <value>0x00</value>
    </enumeratedValue>
 [...]
```

### Get and build svd2ada

```
$ cd ..
$ alr get --build svd2ada
```

#### Run SVD2Ada

## Basic RNG driver spec: src/nrf51\_hal-rng.ads

```
with HAL;
package Nrf51_Hal.RNG is
  function Read return HAL.UInt8;
end Nrf51_Hal.RNG;
```

## Basic RNG driver body: src/nrf51\_hal-rng.adb

```
with nRF51_SVD.RNG;
package body Nrf51_Hal.RNG is
   function Read return HALLUInt8 is
      use HAL;
      use nRF51 SVD.RNG;
   begin
      RNG_Periph.EVENTS_VALRDY := 0; -- Clear event
      RNG_Periph.TASKS_START := 1; -- Start generator
      while RNG Periph.EVENTS_VALRDY = 0 loop
         null; -- Wait for value ready
      end loop;
      return RNG_Periph.VALUE.VALUE;
   end Read;
end Nrf51 Hal.RNG;
```

## Update Application to use RNG driver

```
with Ada.Text_IO;
with Nrf51_Hal.RNG;
procedure My_Application is
begin
   for X in 1 .. 10 loop
      Ada.Text_IO.Put_Line ("Hello World!" &
                              Nrf51_Hal.RNG.Read'Img);
   end loop;
end My_Application;
```

## **Build again**

\$ cd ..
\$ cd my\_application
\$ alr build

### Run on QEMU

#### Slides and cheat codes

- https://github.com/Fabien-Chouteau/talks
- https://github.com/Fabien-Chouteau/talks/code\_examples/embedded\_with\_alire/
  - \$ bash -x setup.sh