

65,536 x 1 BIT DYNAMIC RANDOM ACCESS MEMORY

DESCRIPTION

The NEC μ PD4164 is a 65,536 words by 1 bit Dynamic N-Channel MOS RAM designed to operate from a single +5V power supply. The negative-voltage substrate bias is internally generated — its operation is both automatic and transparent.

The μ PD4164 utilizes a double-poly-layer N-channel silicon gate process which provides high storage cell density, high performance and high reliability.

The μ PD4164 uses a single transistor dynamic storage cell and advanced dynamic circuitry throughout, including the 512 sense amplifiers, which assures that power dissipation is minimized. Refresh characteristics have been chosen to maximize yield (low cost to user) while maintaining compatibility between Dynamic RAM generations.


The μ PD4164 three-state output is controlled by $\overline{\text{CAS}}$, independent of $\overline{\text{RAS}}$. After a valid read or read-modify-write cycle, data is held on the output by holding $\overline{\text{CAS}}$ low. The data out pin is returned to the high impedance state by returning $\overline{\text{CAS}}$ to a high state. The μ PD4164 hidden refresh feature allows $\overline{\text{CAS}}$ to be held low to maintain output data while $\overline{\text{RAS}}$ is used to execute RAS only refresh cycles.

Refreshing is accomplished by performing $\overline{\text{RAS}}$ only refresh cycles, hidden refresh cycles, or normal read or write cycles on the 128 address combinations of A_0 through A_6 during a 2 ms period.

Multiplexed address inputs permit the μ PD4164 to be packaged in the standard 16 pin dual-in-line package. The 16 pin package provides the highest system bit densities and is compatible with widely available automated handling equipment.

FEATURES

- High Memory Density
- Multiplexed Address Inputs
- Single +5V Supply
- On Chip Substrate Bias Generator
- Access Time: μ PD4164-1 — 250 ns
 μ PD4164-2 — 200 ns
 μ PD4164-3 — 150 ns
- Read, Write Cycle Time: μ PD4164-1 — 410 ns
 μ PD4164-2 — 335 ns
 μ PD4164-3 — 270 ns
- Low Power Dissipation: 250 mW (Active); 28 mW (Standby)
- Non-Latched Output is Three-State, TTL Compatible
- Read, Write, Read-Write; Read-Modify-Write, RAS Only Refresh, and Page Mode Capability
- All Inputs TTL Compatible, and Low Input Capacitance
- 128 Refresh Cycles (A_0 - A_6 Pins for Refresh Address)
- CAS Controlled Output Allows Hidden Refresh
- Available in Both Ceramic and Plastic 16 Pin Packages

PIN CONFIGURATION**PIN NAMES**

| | |
|-------------------------|-----------------------|
| A_0 - A_7 | Address Inputs |
| $\overline{\text{RAS}}$ | Row Address Strobe |
| $\overline{\text{CAS}}$ | Column Address Strobe |
| $\overline{\text{WE}}$ | Write Enable |
| DIN | Data Input |
| DOUT | Data Output |
| V _{CC} | Power Supply (+5V) |
| V _{SS} | Ground |
| NC | No Connection |

μPD4164

| Operating Temperature | 0°C to $+70^{\circ}\text{C}$ | ABSOLUTE MAXIMUM RATINGS* |
|---|---|------------------------------|
| Storage Temperature (Ceramic Package) | -55°C to $+150^{\circ}\text{C}$ | |
| (Plastic Package) | -55°C to $+125^{\circ}\text{C}$ | |
| Supply Voltages On Any Pin Except V _{CC} | -1 to +7 Volts ① | |
| Supply Voltage V _{CC} | -0.5 to +7 Volts ① | |
| Short Circuit Output Current | 50 mA | |
| Power Dissipation | 1 Watt | |

Note: ① Relative to V_{SS}

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

* $T_a = 25^\circ\text{C}$

$T_a = 0^\circ$ to 70°C ① : $V_{CC} = +5\text{V} \pm 10\%$; $V_{SS} = 0\text{V}$

DC CHARACTERISTICS

| PARAMETER | SYMBOL | LIMITS | | | UNIT | TEST CONDITIONS |
|--|-------------------|-----------|-----|-----------------|------|--|
| | | MIN | TYP | MAX | | |
| Supply Voltage | V _{CC} | 4.5 | 5.0 | 5.5 | V | All Voltages Referenced to V _{SS} |
| | V _{SS} | 0 | 0 | 0 | V | |
| High Level Input Voltage, (RAS, CAS, WE) | V _{IHC} | 2.4 | | 5.5 | V | |
| High Level Input Voltage, All Inputs Except RAS, CAS, WE | V _{IH} | 2.4 | | 5.5 | V | |
| Low Level Input Voltage, All Inputs | V _{IL} | -2.0 | | 0.8 | V | |
| Operating Current Average Power Supply | I _{CC1} | μPD4164-1 | | 45 | mA | ② |
| Operating Current RAS, CAS Cycling; t _{RC} = t _{RC} (Min.) | | μPD4164-2 | | 50 | | |
| t _{RC} = t _{RC} (Min.) | | μPD4164-3 | | 60 | | |
| Standby Current Power Supply Standby Current (RAS = V _{IHC} , D _{OUT} = Hi-Impedance) | I _{CC2} | | | 5.0 | mA | |
| Refresh Current Average Power Supply Current, Refresh Mode; RAS Cycling, CAS = V _{IHC} , t _{RC} = t _{RC} (Min.) | I _{CC3} | μPD4164-1 | | 35 | mA | ② |
| | | μPD4164-2 | | 40 | | |
| | | μPD4164-3 | | 45 | | |
| Page Mode Current Average Power Supply Current, Page Mode Operation RAS = V _{IL} ; CAS Cycling t _{PC} = t _{PC} (Min.) | I _{CC4} | μPD4164-1 | | 35 | mA | ② |
| | | μPD4164-2 | | 40 | | |
| | | μPD4164-3 | | 45 | | |
| Input Leakage Current Any Input V _{IN} = 0 to +5.5 Volts, All Other Pins Not Under Test = 0V | I _{I(L)} | -10 | | 10 | μA | |
| Output Leakage Current D _{OUT} is Disabled, V _{OUT} = 0 to +5.5 Volts | I _{O(L)} | -10 | | 10 | μA | |
| Output Levels High Level Output Voltage (I _{OOUT} = 5 mA) | V _{OH} | 2.4 | | V _{CC} | V | |
| Low Level Output Voltage (I _{OOUT} = 4.2 mA) | V _{OL} | 0 | | 0.4 | V | |

Notes: ① T_a is specified here for operation at frequencies to $t_{RC} \geq t_{RC}$ (min). Operation at higher cycle rates with reduced ambient temperatures and high power dissipation is permissible, however, provided AC operating parameters are met.

② ICC1, ICC3 and ICC4 depend on output loading and cycle rates. Specified rates are obtained with the output open.

AC CHARACTERISTICS

 $T_B = 0^\circ \text{ to } +70^\circ \text{ C}$ (1) ; $V_{CC} = +5V \pm 10\%$; $V_{SS} = 0V$ (3) (4)

| PARAMETER | SYMBOL | LIMITS | | | | | | UNIT | TEST CONDITIONS |
|---|------------------|-----------|--------|-----------|--------|-----------|--------|------|-----------------|
| | | μPD4164-1 | | μPD4164-2 | | μPD4164-3 | | | |
| | | MIN | MAX | MIN | MAX | MIN | MAX | | |
| Random Read or Write Cycle Time | t _{RC} | 410 | | 335 | | 270 | | ns | (5) |
| Read Write Cycle Time | t _{RWC} | 465 | | 335 | | 270 | | ns | (6) |
| Page Mode Cycle Time | t _{PC} | 275 | | 225 | | 170 | | ns | |
| Access Time from RAS | t _{RAC} | | 250 | | 200 | | 150 | ns | (6) (8) |
| Access Time from CAS | t _{CAC} | | 165 | | 135 | | 100 | ns | (7) (8) |
| Output Buffer Turn-Off Delay | t _{OFF} | 0 | 60 | 0 | 50 | 0 | 40 | ns | (9) |
| Transition Time (Rise and Fall) | t _T | 3 | 50 | 3 | 50 | 3 | 50 | ns | (4) |
| RAS Precharge Time | t _{RP} | 150 | | 120 | | 100 | | ns | |
| RAS Pulse Width | t _{RAS} | 250 | 10,000 | 200 | 10,000 | 150 | 10,000 | ns | |
| RAS Hold Time | t _{RSH} | 165 | | 135 | | 100 | | ns | |
| CAS Pulse Width | t _{CAS} | 165 | 10,000 | 135 | 10,000 | 100 | 10,000 | ns | |
| CAS Hold Time | t _{CSH} | 250 | | 200 | | 150 | | ns | |
| RAS to CAS Delay Time | t _{RCD} | 35 | 85 | 30 | 65 | 25 | 50 | ns | (10) |
| CAS to RAS Precharge Time | t _{CRP} | 0 | | 0 | | 0 | | ns | |
| CAS Precharge Time | t _{CPN} | 35 | | 30 | | 25 | | ns | |
| CAS Precharge Time (For Page Mode Cycle Only) | t _{CP} | 100 | | 80 | | 60 | | ns | |
| RAS Precharge CAS Hold Time | t _{RPC} | 0 | | 0 | | 0 | | ns | |
| Row Address Set-Up Time | t _{ASR} | 0 | | 0 | | 0 | | ns | |
| Row Address Hold Time | t _{RAH} | 25 | | 20 | | 15 | | ns | |
| Column Address Set-Up Time | t _{ASC} | 0 | | 0 | | 0 | | ns | |
| Column Address Hold Time | t _{CAH} | 75 | | 55 | | 45 | | ns | |
| Column Address Hold Time Referenced to RAS | t _{AR} | 160 | | 120 | | 95 | | ns | |
| Read Command Set-Up Time | t _{RCS} | 0 | | 0 | | 0 | | ns | |
| Read Command Hold Time Referenced to RAS | t _{RRH} | 30 | | 25 | | 20 | | ns | (13) |
| Read Command Hold Time | t _{RCH} | 0 | | 0 | | 0 | | ns | (13) |
| Write Command Hold Time | t _{WCH} | 75 | | 55 | | 45 | | ns | |
| Write Command Hold Time Referenced to RAS | t _{WCR} | 160 | | 120 | | 95 | | ns | |
| Write Command Pulse Width | t _{WP} | 75 | | 55 | | 45 | | ns | |
| Write Command to RAS Lead Time | t _{RWL} | 100 | | 55 | | 45 | | ns | |
| Write Command to CAS Lead Time | t _{CWL} | 100 | | 55 | | 45 | | ns | |
| Data-In Set-Up Time | t _{DS} | 0 | | 0 | | 0 | | ns | (11) |
| Data-In Hold Time | t _{DH} | 75 | | 55 | | 45 | | ns | (11) |
| Data-In Hold Time Referenced to RAS | t _{DHR} | 160 | | 120 | | 95 | | ns | |
| Refresh Period | t _{REF} | | 2 | | 2 | | 2 | ms | |
| WRITE Command Set-Up Time | t _{WCS} | -20 | | -20 | | -20 | | ns | (12) |
| CAS to WRITE Delay | t _{CWD} | 115 | | 80 | | 60 | | ns | (12) |
| RAS to WRITE Delay | t _{RWD} | 200 | | 145 | | 110 | | ns | (12) |

Notes: (1) T_B is specified here for operation at frequencies to t_{RC} (min). Operation at higher cycle rates with reduced ambient temperatures and higher power dissipation is permissible, however, provided AC operating parameters are met.

(2) An initial pause of 100 μ s is required after power-up followed by any 8 RAS cycles before proper device operation is achieved.

(3) AC measurements assume $t_T = 5$ ns.

(4) V_{IH} (min) or V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} or V_{IH} and V_{IL} .

(5) The specifications for t_{RCS} (min) and t_{RCS} (max) are used only to indicate cycle times at which proper operation over the full temperature range ($0^\circ \text{C} \leq T_A \leq +70^\circ \text{C}$) is assured.

(6) Assumes that $t_{RCS} \leq t_{RCD}$ (max). If t_{RCS} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the values shown.

(7) Assumes that $t_{RCD} > t_{RCD}$ (max).

(8) Measured with a load equivalent to 2 TTL loads and 100 pF.

(9) t_{OFF} (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.

(10) Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only, if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC} .




(11) These parameters are referenced to CAS leading edge in early write cycles and to WRITE leading edge in delayed write or read-modify-write cycles.

(12) t_{WCS} , t_{CWD} and t_{RWD} are restrictive operating parameters in read-write and read-modify-write cycles only. If $t_{WCS} > t_{WCS}$ (min), the cycle is an early write cycle and the data output will remain open circuit throughout the entire cycle.

If $t_{CWD} > t_{RWD}$ and $t_{RWD} > t_{WCS}$ (min), the cycle is a read-write and the data output will contain data read from the selected cell. If neither of the above conditions are met the condition of the data out let access time and until CAS goes back to V_{IH} is indeterminate.


(13) Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.

TIMING WAVEFORMS




TIMING WAVEFORMS
(CONT.)

"RAS-ONLY" REFRESH CYCLE




3


HIDDEN REFRESH CYCLE



PAGE MODE READ CYCLE



PAGE MODE WRITE CYCLE




μ PD4164


$T_a = 0^\circ \text{ to } +70^\circ\text{C}$; $V_{CC} = +5V \pm 10\%$; $V_{SS} = 0V$

CAPACITANCE

| PARAMETER | SYMBOL | LIMITS | | | UNIT | TEST CONDITIONS |
|--------------------------------------|----------|--------|-----|-----|------|-----------------|
| | | MIN | TYP | MAX | | |
| Input Capacitance (A_{0-7}), DIN | C_{I1} | | 5 | 6 | pF | |
| Input Capacitance RAS, CAS, WRITE | C_{I2} | | | 10 | pF | |
| Output Capacitance (D_{OUT}) | C_0 | | | 7 | pF | |



| Plastic | | |
|---------|------------------------|-----------|
| ITEM | MILLIMETERS | INCHES |
| A | 19.4 MAX. | 0.76 MAX. |
| B | 0.81 | 0.03 |
| C | 2.54 | 0.10 |
| D | 0.5 | 0.02 |
| E | 17.78 | 0.70 |
| F | 1.3 | 0.051 |
| G | 2.54 MIN. | 0.10 MIN. |
| H | 0.5 MIN. | 0.02 MIN. |
| I | 4.05 MAX. | 0.16 MAX. |
| J | 4.55 MAX. | 0.18 MAX. |
| K | 7.62 | 0.30 |
| L | 6.4 | 0.25 |
| M | $0.25^{+0.10}_{-0.05}$ | 0.01 |



| Ceramic | | |
|---------|-------------|-----------|
| ITEM | MILLIMETERS | INCHES |
| A | 20.5 MAX. | 0.81 MAX. |
| B | 1.36 | 0.05 |
| C | 2.54 | 0.10 |
| D | 0.5 | 0.02 |
| E | 17.78 | 0.70 |
| F | 1.3 | 0.051 |
| G | 3.5 MIN. | 0.14 MIN. |
| H | 0.5 MIN. | 0.02 MIN. |
| I | 4.6 MAX. | 0.18 MAX. |
| J | 5.1 MAX. | 0.20 MAX. |
| K | 7.6 | 0.30 |
| L | 7.3 | 0.29 |
| M | 0.27 | 0.01 |

PACKAGE OUTLINES μ PD4164C

μ PD4164D