**PRELIMINARY** 

# 1,048,576 WORD X 16 BIT HYPER PAGE (EDO) DYNAMIC RAM

#### Description

The TC5118165BJ/BFT is the hyper page (EDO) dynamic RAM organized 1,048,576 words by 16 bits. The TC5118165BJ/BFT utilizes Toshiba's CMOS silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user. Multiplexed address inputs permit the TC5118165BJ/BFT to be packaged in a standard 42 pin plastic SOJ and 50/44 pin plastic TSOP. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of 5V±10% tolerance, direct interfacing capability with high performance logic families such as Schottky TTL.

# B.DRAM Components 16M DRAM

#### **Features**

- 1,048,576 word by 16 bit organization
- · Fast access time and cycle time
- Single power supply of 5V±10% with a built-in V<sub>RB</sub> generator
- Low Power
  - 990mW MAX. Operating
  - (TC5118165BJ/BFT-60)
  - 825mW MAX. Operating
  - (TC5118165BJ/BFT-70)
  - 5.5mW MAX. Standby
- Outputs unlatched at cycle end allows two-dimensional chip selection
- Read-Modify-Write, CAS before RAS refresh, RAS-only refresh, Hidden refresh, Hyper Page Mode (EDO) and Test Mode capability
- All inputs and outputs TTL compatible
- 1024 refresh cycles/16ms
- Package TC5118165BJ: SOJ42-P-400

TC5118165BFT: TSOP50-P-400

Note: For packaging details see Mechanical Dimensions section.

#### **Key Parameters**

ITEM		TC51181	65BJ/BFT
	I I CIM	-60	-70
t <sub>RAC</sub>	RAS Access Time	60ns	70ns
t <sub>AA</sub>	Column Address Access Time	30ns	35ns
t <sub>CAC</sub>	CAS Access Time	17ns	20ns
t <sub>RC</sub>	Cycle Time	104ns	124ns
t <sub>HPC</sub>	Hyper Page Mode Cycle Time	25ns	30ns

<sup>1.</sup> This technical data may be controlled under U.S. Export Administration Regulations and may be subject to the approval of the U.S. Department of Commerce prior to export. Any export or re-export, directly or indirectly, in contravention of the U.S. Export Administration Regulations is strictly prohibited.

<sup>2.</sup> LIFE SUPPORT POLICY

Toshiba products described in this document are not authorized for use as critical components in life support systems without the written consent of the appropriate officer of Toshiba America, Inc. Life support systems are either systems intended for surgical implant in the body or systems which sustain life.

A critical component in any component of a life support system whose failure to perform may cause a malfunction of the life support system, or may affect its safety or effectiveness.

<sup>3.</sup> The information in this document has been carofully checked and is believed to be reliable; however no responsibility can be assumed for inaccuracies that may not have been caught. All information in this data book is subject to change without prior notice. Furthermore, Toshiba cannot assume responsibility for the use of any fixence under the patent rights of Toshiba or any third parties.


#### Pin Name

A0 ~ A9	Address Inputs
RAS	Row Address Strobe
UCAS	Column Address Strobe/ Upper Byte Control
LCAS	Column Address Strobe/ Lower Byte Control
WE	Write Enable
ŌĒ	Output Enable
I/O1 ~ I/O16	Data Input/Output
V <sub>CC</sub>	Power (+5.0V)
V <sub>SS</sub>	Ground
NC	No Connection

## Pin Connection (Top View)

Plast	ic SOJ	Plastic	rsop
VCC	42 V <sub>SS</sub> 41 1/016 40 1/015 39 1/014 38 1/013 37 V <sub>SS</sub> 36 1/012 35 1/011 34 1/010 33 1/09 32 1/09	V <sub>CC</sub>	500 V <sub>SS</sub> 490 I/O16 480 I/O15 470 I/O13 450 I/O13 450 I/O11 420 I/O10 410 I/O10 410 I/O10 410 I/O10
NC   12 WE   13 RAS   14 NC   15 NC   16 A0   17 A1   18 A2   19 A3   20 Vcc   21	31	NC U 15 NC U 16 WE U 17 RAS U 18 NC U 19 NC U 20 A0 U 21 A1 U 22 A2 U 23 A3 U 24 VCC U 25	367 NC 350 LCAS 340 UCAS 330 OE 320 A9 310 A8 300 A7 290 A6 280 A5 270 A4 260 V <sub>SS</sub>

#### **Block Diagram**



#### **Absolute Maximum Ratings**

ITEM	SYMBOL	RATING	UNIT	NOTE
Input Voitage	V <sub>IN</sub>	-0.5 ~ V <sub>CC</sub> + 0.5	V	1
Output Voltage	V <sub>OUT</sub>	-0.5 ~ V <sub>CC</sub> + 0.5	٧	1
Power Supply Voltage	V <sub>CC</sub>	-0.5 ~ 7.0	V	1
Operating Temperature	T <sub>OPR</sub>	0 ~ 70	°C	1
Storage Temperature	T <sub>STG</sub>	-55 ~ 150	°C	1
Soldering Temperature (10s)	T <sub>SOLDER</sub>	260	°C	1
Power Dissipation	PD	1.3	W	1
Short Circuit Output Current	lout	50	mA	1



# Recommended DC Operating Conditions (Ta = $0 \sim 70^{\circ}$ C)

SYMBOL	PARAMETER	MIN.	TYP	MAX	UNIT	NOTE
V <sub>CC</sub>	Supply Voltage	4.5	5.0	5.5	٧	2
V <sub>IH</sub>	Input High Voltage	2.4	-	V <sub>CC</sub> +0.5*	٧	2
V <sub>IL</sub>	Input Low Voltage	-0.5**	-	8.0	V	2

<sup>\*</sup> $V_{CC}$  + 2.0V at pulse width  $\leq$  20ns (pulse width is measured at  $V_{CC}$ ).

## DC Electrical Characteristics ( $V_{CC} = 5V\pm10\%$ , Ta = 0 ~ 70°C)

SYMBOL	PARAMETER				UNIT	NOTES
	OPERATING CURRENT TC5118165BJ/BF		-	180	mA	
I <sub>CC1</sub>	Average Power Supply Operating Current (RAS, UCAS, ULAS, Address Cycling: t <sub>RC</sub> =t <sub>RC</sub> MIN.)	TC5118165BJ/BFT-70	-	150	mA	3, 4, 5
I <sub>CC2</sub>	STANDBY CURRENT Power Supply Standby Current (RAS=UCAS=ULAS=V <sub>IH</sub> )			2	mA	
	RAS ONLY REFRESH CURRENT	TC5118165BJ/BFT-60	-	180	mA	
I <sub>CC3</sub>	Average Power Supply Current, RAS Only Mode (RAS Cycling, UCAS=ULAS=V <sub>IH</sub> : t <sub>RC</sub> =t <sub>RC</sub> MIN.)	TC5118165BJ/BFT-70	-	150	mA	3, 5
	HYPER PAGE MODE CURRENT	TC5118165BJ/BFT-60	-	110	mA	
I <sub>CC4</sub>	Average Power Supply Current, Hyper Page Mode (RAS=V <sub>IL</sub> , UCAS, ULAS, Address Cycling: t <sub>HPC</sub> =t <sub>HPC</sub> MIN.)	TC5118165BJ/BFT-70	-	100	mA	3, 4, 5
I <sub>CC5</sub>	STANDBY CURRENT Power Supply Standby Current (RAS=UCAS=ULAS=V <sub>CC</sub> -0.2V)				mA	
	CAS BEFORE RAS REFRESH CURRENT	TC5118165BJ/BFT-60	-	180	mA	
I <sub>CC6</sub>	Average Power Supply Current, CAS Before RAS Mode (RAS, UCAS, ULAS Cycling: t <sub>RC</sub> =t <sub>RC</sub> MIN.)	TC5118165BJ/BFT-70	-	150	mA	3, 4, 5
l <sub>! (L)</sub>	INPUT LEAKAGE CURRENT Input Leakage Current, any input (0∨≤V <sub>IN</sub> ≤0.5V, All Other Pins Not Under Test=0V)				μΑ	
I <sub>O (L)</sub>	OUTPUT LEAKAGE CURRENT (D <sub>OUT</sub> is disabled, (0V≤V <sub>OUT</sub> ≤V <sub>CC</sub> )				μА	
V <sub>OH</sub>	OUTPUT LEVEL Output "H" Level Voltage (I <sub>OUT</sub> = -5mA)			-	V	
V <sub>OL</sub>	OUTPUT LEVEL Output "L" Level Voltage (I <sub>OUT</sub> =4.2mA)			0.4	V	

<sup>\*\*-2.0</sup>V at pulse width ≤ 20ns (pulse width is measured at V<sub>SS</sub>).

# Electrical Characteristics and Recommended AC Operating Conditions ( $V_{CC}$ = 5V±10%, Ta = 0 ~ 70°C) (Notes 6,7,8)

		TC5118165BJ/BFT					
SYMBOL	PARAMETER	-60		-70		UNIT	NOTES
		MIN	MAX	MIN	MAX		
t <sub>RC</sub>	Random Read or Write Cycle Time	104	-	124	-	ns	
t <sub>RMW</sub>	Read-Modify-Write Cycle	135	-	157	-	ns	
t <sub>RAC</sub>	Access Time from RAS	-	60	-	70	ns	9, 14, 1
t <sub>CAC</sub>	Access Time from CAS	-	17	-	20	ns	9, 14
t <sub>AA</sub>	Access Time from Column Address	-	30	-	35	ns	9, 15
t <sub>CPA</sub>	Access Time from CAS Precharge	-	35	-	40	ns	9
t <sub>CLZ</sub>	CAS to Output in Low-Z	0	-	0	-	ns	9
t <sub>OFF</sub>	Output Buffer Turn-off Delay	0	15	0	15	ns	10, 16
t <sub>T</sub>	Transition Time (Rise and Fall)	1	50	1	50	ns	8
t <sub>RP</sub>	RAS Precharge Time	40	-	50	-	ns	<del> </del>
t <sub>RAS</sub>	RAS Pulse Width	60	10,000	70	10,000	ns	-
t <sub>RASP</sub>	RAS Pulse Width (Hyper Page Mode)	60	100,000	70	100,000	ns	-
t <sub>RSH</sub>	RAS Hold Time	10	-	12	-	ns	
t <sub>RHCP</sub>	RAS Hold Time from CAS Precharge (Hyper Page Mode)	35	-	40	-	ns	
t <sub>CSH</sub>	CAS Hold Time	40	-	50	-	ns	
t <sub>CAS</sub>	CAS Pulse Width	10	10,000	12	10,000	ns	
t <sub>RCD</sub>	RAS to CAS Delay Time	14	43	14	50	ns	14
t <sub>RAD</sub>	RAS to Column Address Delay Time	12	30	12	35	ns	15
t <sub>CRP</sub>	CAS to RAS Precharge Time	5	-	5	-	ns	
t <sub>CP</sub>	CAS Precharge Time	10	-	10	-	ns	
t <sub>ASR</sub>	Row Address Set-Up Time	0	-	0		ns	
t <sub>RAH</sub>	Row Address Hold Time	10	-	10	-	ns	
t <sub>ASC</sub>	Column Address Set-Up Time	0	-	0		ns	1
t <sub>CAH</sub>	Column Address Hold Time	10	-	12	-	ns	
t <sub>RAL</sub>	Column Address to RAS Lead Time	30		35		ns	-
t <sub>RCS</sub>	Read Command Set-Up Time	0	-	0	-	ns	
t <sub>RCH</sub>	Read Command Hold Time	0	-	0	-	ns	11
t <sub>RRH</sub>	Read Command Hold Time referenced to RAS	0	-	0	-	ns	11
t <sub>WCH</sub>	Write Command Hold Time	10	-	12	-	ns	+

### **Electrical Characteristics and Recommended AC Operating Conditions (Cont)**

	TC5118165BJ/BFT						
SYMBOL	PARAMETER	-	-60		70	TINU	NOTES
		MIN	MAX	MIN	MAX		İ
t <sub>WP</sub>	Write Command Pulse Width	10	-	12	-	ns	
t <sub>RWL</sub>	Write Command to RAS Lead Time	10	-	12	-	ns	
t <sub>CWL</sub>	Write Command to CAS Lead Time	10	-	12	-	ns	
t <sub>DS</sub>	Data Set-Up Time	0	-	0	-	ns	12
t <sub>DH</sub>	Data Hold Time	10	-	12	-	ns	12
t <sub>REF</sub>	Refresh Period	-	16	-	16	ms	
t <sub>WCS</sub>	Write Command Set-Up Time	0	-	0	-	ns	13
t <sub>CWD</sub>	CAS to WE Delay Time	36	-	39	-	ns	13
t <sub>RWD</sub>	RAS to WE Delay Time	79	-	89	-	ns	13
t <sub>AWD</sub>	Column Address to WE Delay Time	49	-	54	-	ns	13
t <sub>CPWD</sub>	CAS Precharge to WE Delay Time	54	-	59	-	ns	13
t <sub>CSR</sub>	CAS Set-Up Time (CAS before RAS Cycle)	5	-	5	-	ns	
t <sub>CHR</sub>	CAS Hold Time (CAS before RAS Cycle)	10	-	15	-	ns	
t <sub>RPC</sub>	RAS to CAS Precharge Time	5	-	5	-	ns	
t <sub>CPT</sub>	CAS Precharge Time (CAS before RAS Counter Test Cycle)	20	-	20	-	ns	
t <sub>ROH</sub>	RAS Hold Time referenced to OE	10	-	10	-	ns	
t <sub>OEA</sub>	OE Access Time	-	15	-	20	ns	9
t <sub>OED</sub>	OE to Data Delay	15	-	15	-	ns	
t <sub>OLZ</sub>	OE to Output in Low-Z	0	-	0	-	ns	
t <sub>OEZ</sub>	Output buffer turn off Delay Time from OE	0	15	0	15	ns	10
toeh	OE Command Hold Time	10	-	12	-	ns	
tops	Output Disable Set-Up Time	0	-	0	-	ns	

# Electrical Characteristics and Recommended AC Operating Conditions (Cont)

		TC5118165BJ/BFT					
SYMBOL	PARAMETER	-60		-70		UNIT	NOTES
		MIN	MAX	MIN	MAX		
t <sub>RNCD</sub>	RAS to next CAS Delay Time (Hyper Page Mode)	60	-	70	-	ns	
t <sub>HPC</sub>	Hyper Page Mode Cycle Time	25	-	30	-	ns	
t <sub>HPRWC</sub>	Hyper Page Mode Read-Modify-Write Cycle Time	68	-	75	-	ns	
t <sub>COH</sub>	Output Data Hold Time	5	-	5	-	ns	
t <sub>REZ</sub>	Output Buffer Turn-off Delay from RAS	0	15	0	15	ns	10, 16
t <sub>WEZ</sub>	Output Buffer Turn-off Delay from WE	0	15	0	15	ns	10
t <sub>WED</sub>	WE to Data Delay	15	-	15	-	ns	
toE	OE Pulse Width	15	-	20	-	ns	
t <sub>OEP</sub>	OE Precharge Time	10	-	12	-	ns	
t <sub>CPO</sub>	CAS to OE Precharge Time	5	-	5	-	ns	

# Capacitance ( $V_{CC} = 5V\pm10\%$ , f = 1MHz, Ta = 0 ~ 70°C)

SYMBOL	PARAMETER		MAX	UNIT
C <sub>I1</sub>	Input Capacitance (A0 ~ A9)		5	
C <sub>l2</sub>	Input Capacitance (RAS, UCAS, LCAS, WE, OE)	-	7	₽F
Co	Input Capacitance (I/O1 ~ I/O16)	-	7	

Note: Please refer to Timing Diagrams Number 2.

#### Notes:

- 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- All voltages are referenced to V<sub>SS</sub>.
- 3. I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub>, I<sub>CC6</sub> depend on cycle rate.
- 4. I<sub>CC1</sub>, I<sub>CC4</sub> depend on output loading. Specified values are obtained with the output open.
- 5. Address can be changed one or less while RAS=VIL. In case of I<sub>CC4</sub>, it can be changed once or less during a hyper page mode cycle (t<sub>HPC</sub>).
- 6. An initial pause of 500µs is required after power-up followed by 8 RAS only refresh cycles before proper device operation is achieved. When the internal refresh counter is used, a minimum of 8 CAS before RAS refresh cycles instead of 8 RAS only refresh cycles are required.
- 7. AC measurements assume t<sub>T</sub>=2ns.
- 8. V<sub>IH</sub> (min.) and V<sub>II</sub> (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
- 9. This parameter is measured with a load equivalent to 2 TTL loads and 100pF.
- 10. t<sub>OFF</sub> (max.), t<sub>OEZ</sub> (max.), t<sub>REZ</sub> (max.) and t<sub>WEZ</sub> (max.), define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.
- 12. These parameters are referenced to UCAS, LCAS leading edge in early write cycles and to WE leading edge in Read-Modify-Write cycles.
- 13. t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub>, t<sub>AWD</sub> and t<sub>CPWD</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t<sub>WCS</sub> ≥t<sub>WCS</sub> (min.), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) through the entire cycle; If t<sub>RWD</sub>≥t<sub>RWD</sub> (min.), t<sub>CWD</sub>≥t<sub>CWD</sub> (min.), t<sub>AWD</sub>≥t<sub>CPWD</sub> (min.) and t<sub>CPWD</sub>≥t<sub>CPWD</sub> (min.) (Hyper Page Mode), the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell: If neither of the above sets of conditions are satisfied, the condition of the data out (at access time) is indeterminate.
- 14. Operation within the t<sub>RCD</sub> (max.) limit insures that t<sub>RAC</sub> can be met. t<sub>RCD</sub> (max.) is specified as a reference point only: If t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max.) limit, then access time is controlled by t<sub>CAC</sub>.
- 15. Operation within the t<sub>RAD</sub> (max.) limit insures that t<sub>RAC</sub> (max.) can be met. t<sub>RAD</sub> (max.) is specified as a reference point only: If t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max.) limit, then access time is controlled by t<sub>AA</sub>.
- 16. If RAS goes to high before CAS high going, the open circuit condition of the output is achieved by CAS high going (t<sub>OFF</sub>). If CAS goes to high before CAS high going, the open circuit condition of the output is achieved by RAS high going (t<sub>REZ</sub>).

# Data Out Hi-Z Control Logic

RAS	CAS	ŌĒ	WE	Timing Specification
"H"		"L"	"H"	t <sub>OFF</sub>
	"H"	"["	"H"	t <sub>REZ</sub>
"L"	"Ľ"		"H"	t <sub>OEZ</sub>
"["	"H"	"["		twez

# **Data Out Lo-Z Control Logic**

RAS	CAS	ŌĒ	WE	Timing Specification
"L"		"լ"	"H"	t <sub>CLZ</sub>
"["	" <u>L</u> "		"H"	t <sub>OLZ</sub>
"["	"["		"H"	t <sub>OLZ</sub>