

**MOTOROLA
SEMICONDUCTOR**

TECHNICAL DATA

MC3447

**BIDIRECTIONAL INSTRUMENTATION
BUS (GPIB) TRANSCEIVER**

This bidirectional bus transceiver is intended as the interface between TTL or MOS logic and the IEEE Standard Instrumentation Bus (488-1978, often referred to as GPIB). The required bus termination is internally provided.

Low power consumption has been achieved by trading a minimum of speed for low current drain on non-critical channels. A fast channel is provided for critical ATN and EOI paths.

Each driver/receiver pair forms the complete interface between the bus and an instrument. Either the driver or the receiver of each channel is enabled by a Send/Receive input with the disabled output of the pair forced to a high impedance state. The receivers have input hysteresis to improve noise margin, and their input loading follows the bus standard specifications.


• Low Power —

Average Power Supply Current = 30 mA Listening
75 mA Talking


- Eight Driver/Receiver Pairs
- Three-State Outputs
- High Impedance Inputs
- Receiver Hysteresis — 600 mV (Typ)
- Fast Propagation Times — 15–20 ns (Typ)
- TTL Compatible Receiver Outputs
- Single +5 Volt Supply
- Open Collector Driver Output with Terminations
- Power Up/Power Down Protection
(No Invalid Information Transmitted to Bus)
- No Bus Loading When Power is Removed From Device
- Terminations Provided: Termination Removed When Device is Unpowered

7


**OCTAL BIDIRECTIONAL
BUS TRANSCEIVER
WITH
TERMINATION NETWORKS**
**SILICON MONOLITHIC
INTEGRATED CIRCUIT**



PIN CONNECTIONS



**TYPICAL MEASUREMENT
SYSTEM APPLICATION**



MC3447

MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Power Supply Voltage	V_{CC}	7.0	Vdc
Input Voltage	V_I	5.5	Vdc
Driver Output Current	$I_{O(D)}$	150	mA
Junction Temperature	T_J	150	$^\circ\text{C}$
Operating Ambient Temperature Range	T_A	0 to +70	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +150	$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS

(Unless otherwise noted: $4.50 \leq V_{CC} \leq 5.50$ V and $0 \leq T_A \leq 70^\circ\text{C}$; typical values are at $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0$ V)

Characteristic — Note 1	Symbol	Min	Typ	Max	Unit
Bus Voltage (Bus Pin Open) ($V_{I(S/R)} = 0.8$ V) ($I_{(Bus)} = -12$ mA)	$V_{(Bus)}$ $V_{IC(Bus)}$	2.5 —	— —	3.7 -1.5	V
Bus Current ($5.0 \leq V_{(Bus)} \leq 5.5$ V) ($V_{(Bus)} = 0.5$ V) ($V_{CC} = 0$ V, $0 \leq V_{(Bus)} \leq 2.75$ V)	$I_{(Bus)}$	0.7 -1.3 —	— — —	2.5 -3.2 +0.04	mA
Receiver Input Hysteresis ($V_{I(S/R)} = 0.8$ V)	—	400	600	—	mV
Receiver Input Threshold ($V_{I(S/R)} = 0.8$ V)	Low to High $V_{ILH(R)}$ High to Low $V_{IHL(R)}$	— 0.8	1.6 1.0	2.0 —	V
Receiver Output Voltage — High Logic State ($V_{I(S/R)} = 0.8$ V, $I_{OH(R)} = -200$ μ A, $V_{(Bus)} = 2.0$ V)	$V_{OH(R)}$	2.4	—	—	V
Receiver Output Voltage — Low Logic State ($V_{I(S/R)} = 0.8$ V, $I_{OL(R)} = 4.0$ mA, $V_{(Bus)} = 0.8$ V)	$V_{OL(R)}$	—	—	0.5	V
Receiver Output Short Circuit Current ($V_{I(S/R)} = 0.8$ V, $V_{(Bus)} = 2.0$ V)	$I_{OS(R)}$	-4.0	—	-20	mA
Driver Input Voltage — High Logic State ($V_{I(S/R)} = 2.0$ V)	$V_{IH(D)}$	2.0	—	—	V
Driver Input Voltage — Low Logic State ($V_{I(S/R)} = 2.0$ V)	$V_{IL(D)}$	—	—	0.8	V
Driver Input Current — Data Pins ($V_{I(S/R)} = 2.0$ V) ($0.5 \leq V_{I(D)} \leq 2.7$ V) ($V_{I(D)} = 5.5$ V)	$I_{I(D)}$ $I_{IB(D)}$	-100 —	— —	40 200	μ A
Input Current — Send/Receive ($0.5 \leq V_{I(S/R)} \leq 2.7$ V) ($V_{I(S/R)} = 5.5$ V)	$I_{I(S/R)}$ $I_{IB(S/R)}$	-250 —	— —	20 100	μ A
Driver Input Clamp Voltage ($V_{I(S/R)} = 2.0$ V, $I_{IC(D)} = -18$ mA)	$V_{IC(D)}$	—	—	-1.5	V
Driver Output Voltage — High Logic State ($V_{I(S/R)} = 2.0$ V, $V_{(H(D)} = 2.0$ V)	$V_{OH(D)}$	2.5	—	—	V
Driver Output Voltage — Low Logic State (Note 2) ($V_{I(S/R)} = 2.0$ V, $V_{IL(D)} = 0.8$ V, $I_{OL(D)} = 48$ mA)	$V_{OL(D)}$	—	—	0.5	V
Power Supply Current (Listening Mode — All Receivers On) (Talking Mode — All Drivers On)	I_{CCL} I_{CCH}	— —	30 75	45 95	mA

SWITCHING CHARACTERISTICS ($V_{CC} = 5.0$ V, $T_A = 25^\circ\text{C}$ unless otherwise noted)

Propagation Delay of Driver (Output Low to High) (Output High to Low)	$t_{PLH(D)}$ $t_{PHL(D)}$	— —	7.0 16	15 30	ns
Propagation Delay of Receiver (Channels 0 to 5, 7) (Output Low to High) (Output High to Low)	$t_{PLH(R)}$ $t_{PHL(R)}$	— —	28 15	50 30	ns
Propagation Delay of Receiver (Channel 6, Note 3) (Output Low to High) (Output High to Low)	$t_{PLH(R)}$ $t_{PHL(R)}$	— —	17 12	30 22	ns

NOTES: 1. Specified test conditions for $V_{I(S/R)}$ are 0.8 V (Low) and 2.0 V (High). Where $V_{I(S/R)}$ is specified as a test condition, $V_{I(S/R)}$ uses the opposite logic levels.

2. The IEEE 488-1979 Bus Standard changes $V_{OL(D)}$ from 0.4 to 0.5 V maximum to permit the use of Schottky technology.
3. In order to meet the IEEE 488-1978 Standard for total system delay on the ATN and EOI channels, a fast receiver has been provided on Channel 6 (Pins 9 and 16).



MC3447

SWITCHING CHARACTERISTICS (continued) ($V_{CC} = 5.0 \text{ V}$, $T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Propagation Delay Time — Send/Receiver to Data					
Logic High to Third State	$t_{PHZ}(R)$	—	15	30	ns
Third State to Logic High	$t_{PZH}(R)$	—	15	30	ns
Logic Low to Third State	$t_{PLZ}(R)$	—	15	25	ns
Third State to Logic Low	$t_{PZL}(R)$	—	10	25	ns
Propagation Delay Time — Send/Receiver to Bus					
Logic Low to Third State	$t_{PLZ}(D)$	—	13	25	ns
Third State to Logic Low	$t_{PZL}(D)$	—	30	50	ns

PROPAGATION DELAY TEST CIRCUITS AND WAVEFORMS

FIGURE 1 – BUS INPUT TO DATA OUTPUT (RECEIVER)



7

FIGURE 2 – DATA INPUT TO BUS OUTPUT (DRIVER)







FIGURE 3 – SEND/RECEIVE INPUT TO BUS OUTPUT (DRIVER)



MC3447

FIGURE 4 – SEND/RECEIVE INPUT TO DATA OUTPUT (RECEIVER)





FIGURE 5 – TYPICAL RECEIVER HYSTERESIS CHARACTERISTICS






FIGURE 6 – TYPICAL BUS LOAD LINE




7

FIGURE 7 – SUGGESTED PRINTED CIRCUIT BOARD LAYOUT USING MC3447s AND MC68488



MC3447

FIGURE 8 – SIMPLE SYSTEM CONFIGURATION



MC3447

FIGURE 9 – SUGGESTED PIN DESIGNATIONS FOR USE WITH MC68488

MC68488 Connections		MC3447 Pin Designations				MC68488 Connections	
A	B	1	24	V _{CC}	V _{CC}	A	B
T/R 2	V _{CC}	S/R (0)	1	V _{CC}	V _{CC}		
DAV	SRQ	Data 0 0	2	Bus 0	DAV	SRQ	
I _{B0}	I _{B1}	Data 1	3	Bus 1	DIO 1	DIO 2	
I _{B2}	I _{B3}	Data 2	4	Bus 2	DIO 3	DIO 4	
I _{B4}	I _{B5}	Data 3	5	Bus 3	DIO 5	DIO 6	
I _{B6}	I _{B7}	Data 4	6	Octal GPIB	Bus 4	DIO 7	DIO 8
DAC	RFD	Data 5	7	Transceiver	Bus 5	NDAC	NRFD
T/R 2	T/R 2	S/R (5)	8		S/R (1-4)	T/R 2	T/R 2
EOI	ATN	Data 6	9		Bus 6	EOI	ATN
IFC	REN	Data 7	10		Bus 7	IFC	REN
T/R 1	Gnd	S/R (6)	11		S/R (7)	Gnd	Gnd
Gnd	Gnd	Logic Gnd	12		Bus Gnd	Gnd	Gnd

7

