**PLS173** 

#### **DESCRIPTION**

The PLS173 is a two-level logic element consisting of 42 AND gates and 10 OR gates with fusible link connections for programming I/O polarity and direction.

All AND gates are linked to 12 inputs (I) and 10 bidirectional I/O lines (B). These yield variable I/O gate configurations via 10 direction control gates (D), ranging from 22 inputs to 10 outputs.

On-chip T/C buffers couple either True (I, B) or Complement ( $\overline{I}$ ,  $\overline{B}$ ) input polarities to all AND gates, whose outputs can be optionally linked to all OR gates. Their output polarity, in turn, is individually programmable through a set of EX-OR gates for implementing AND/OR or AND/NOR logic functions.

The PLS173 is field programmable, enabling the user to quickly generate custom patterns using standard programming equipment.

Order codes for this device are listed below.


#### **FEATURES**

- I/O propagation delay: 30ns (max.)
- 12 inputs
- 42 AND gates
- 10 OR gates
- 10 bidirectional I/O lines
- Active-High or -Low outputs
- 42 product terms:
  - 32 logic terms
  - 10 control terms
- Ni-Cr programmable links
- Input loading: -100μA (max.)
- Power dissipation: 750mW (typ.)
- 3-State outputs
- TTL compatible

#### **APPLICATIONS**

- Random logic
- Code converters
- Fault detectors
- Function generators
- Address mapping
- Multiplexing

#### PIN CONFIGURATIONS




#### ORDERING INFORMATION

DESCRIPTION	ORDER CODE	DRAWING NUMBER
24-Pin Plastic Dual-In-Line 300mil-wide	PLS173N	0410D
28-Pin Plastic Leaded Chip Carrier	PLS173A	0401F


**PLS173** 

#### **LOGIC DIAGRAM**



**PLS173** 

#### **FUNCTIONAL DIAGRAM**



#### **LOGIC FUNCTION**

TYPICAL PRODUCT TERM:  $Pn = A \cdot \overline{B} \cdot C \cdot D \cdot \dots$  TYPICAL LOGIC FUNCTION:  $AT \ OUTPUT \ POLARITY = H$   $Z = P0 + P1 + P2 \dots$ 

AT OUTPUT POLARITY + L  $Z = \overline{P0 + P1 + P2 + \dots}$   $Z = \overline{P0} \cdot \overline{P1} \cdot \overline{P2} \cdot \dots$ 

#### NOTES:

- For each of the 10 outputs, either function Z (Active-High) or Z (Active-Low) is available, but not both. The desired output polarity is programmed via the EX-OR cates.
- via the EX-OR gates.

  2. ZX, A, B, C, etc. are user defined connections to fixed inputs (I), and bidirectional pins (B).

#### ABSOLUTE MAXIMUM RATINGS1

		RATING		
SYMBOL	PARAMETER	Min	Max	UNIT
V <sub>CC</sub>	Supply voltage		+7	$V_{DC}$
V <sub>IN</sub>	Input voltage		+5.5	V <sub>DC</sub>
V <sub>OUT</sub>	Output voltage		+5.5	$V_{DC}$
I <sub>IN</sub>	Input currents	-30	+30	mA
l <sub>OUT</sub>	Output currents		+100	mA
T <sub>amb</sub>	Operating free-air temperature range	0	+75	°C
T <sub>stg</sub>	Storage temperature range	-65	+150	°C

#### NOTES:

#### THERMAL RATINGS

TEMPERATURE				
Maximum junction	150°C			
Maximum ambient	75°C			
Allowable thermal rise ambient to junction	75°C			

The PLS173 is also processed to military requirements for operation over the military temperature range. For specifications and ordering information, consult the Philips Semiconductors Military Data Handbook.

27

Stresses above those listed may cause malfunction or permanent damage to the device. This
is a stress rating only. Functional operation at these or any other condition above those
indicated in the operational and programming specification of the device is not implied.

**PLS173** 

#### DC ELECTRICAL CHARACTERISTICS

 $0^{\circ}C \leq T_{amb} \leq +75^{\circ}C,~4.75 \leq V_{CC} \leq 5.25V$ 

				LIMITS			
SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>1</sup>	MAX	UNIT	
Input volt	age <sup>2</sup>	•	·				
V <sub>IL</sub>	Low	V <sub>CC</sub> = MIN			0.8	V	
$V_{IH}$	High	V <sub>CC</sub> = MAX	2.0			V	
$V_{IC}$	Clamp <sup>3</sup>	$V_{CC} = MIN, I_{IN} = -12mA$		-0.8	-1.2	V	
Output vo	ltage <sup>2</sup>	•					
		V <sub>CC</sub> = MIN					
$V_{OL}$	Low <sup>4</sup>	I <sub>OL</sub> = 15mA			0.5	V	
$V_{OH}$	High <sup>5</sup>	I <sub>OH</sub> = -2mA	2.4			V	
Input curr	ent <sup>9</sup>	•					
		V <sub>CC</sub> = MAX					
I <sub>IL</sub>	Low	V <sub>IN</sub> = 0.45V	_1		-100	μΑ	
I <sub>IH</sub>	High	$V_{IN} = V_{CC}$			40	μΑ	
Output cu	rrent	•					
		V <sub>CC</sub> = MAX					
I <sub>O(OFF)</sub>	Hi-Z state <sup>8</sup>	V <sub>OUT</sub> = 5.5V			80	μΑ	
		V <sub>OUT</sub> = 0.45V			-140		
I <sub>OS</sub>	Short circuit <sup>3, 5, 6</sup>	V <sub>OUT</sub> = 0V	<b>–15 –70</b>		mA		
I <sub>CC</sub>	V <sub>CC</sub> supply current <sup>7</sup>	V <sub>CC</sub> = MAX		150	170	mA	
Capacitar	ice	<u> </u>	•	-			
		V <sub>CC</sub> = 5V					
I <sub>IN</sub>	Input	V <sub>IN</sub> = 2.0V	V <sub>IN</sub> = 2.0V			pF	
C <sub>B</sub>	I/O	V <sub>B</sub> = 2.0V		15		pF	

- 1. All typical values are at  $V_{CC}$  = 5V,  $T_{amb}$  = +25°C. 2. All voltage values are with respect to network ground terminal.
- 3. Test one at a time.
- 4. Measured with inputs  $V_{IL}$  applied to  $I_{11}$ . Pins 1–5 = 0V, Pins 6–10 = 4.5V, Pin 11 = 0V and Pin 13 = 10V. 5. Same conditions as Note 4 except Pin 11 = +10V.
- 6. Duration of short circuit should not exceed 1 second.
- I<sub>CC</sub> is measured with I<sub>0</sub> and I<sub>1</sub> = 0V, and I<sub>2</sub> I<sub>11</sub> and B<sub>0</sub> B<sub>9</sub> = 4.5V. Part in Virgin State.
   Leakage values are a combination of input and output leakage.
- 9.  $I_{IL}$  and  $I_{IH}$  limits are for dedicated inputs only  $(I_0 I_{11})$ .

**PLS173** 


#### **AC ELECTRICAL CHARACTERISTICS**

 $0^{\circ}C \leq T_{amb} \leq +75^{\circ}C,~4.75 \leq V_{CC} \leq 5.25 \text{V},~R_1 = 470 \Omega,~R_2 = 1 \text{k}\Omega$ 


				TEST	LIMITS			
SYMBOL	PARAMETER	FROM	то	CONDITION	MIN	TYP	MAX	UNIT
t <sub>PD</sub>	Propagation delay <sup>2</sup>	Input ±	Output ±	$C_L = 30pF$		20	30	ns
t <sub>OE</sub>	Output enable <sup>1</sup>	Input ±	Output –	$C_L = 30pF$		20	30	ns
t <sub>OD</sub>	Output disable <sup>1</sup>	Input ±	Output +	$C_L = 5pF$		20	30	ns

#### NOTES:

#### **VOLTAGE WAVEFORM**




#### **TEST LOAD CIRCUIT**



#### **TIMING DEFINITIONS**

SYMBOL	PARAMETER			
t <sub>PD</sub>	Propagation delay between input and output.			
t <sub>OD</sub>	Delay between input change and when output is off (Hi-Z or High).			
t <sub>OE</sub>	Delay between input change and when output reflects specified output level.			

#### **TIMING DIAGRAM**



<sup>1.</sup> For 3-State output; output enable times are tested with C<sub>L</sub> = 30pF to the 1.5V level, and S<sub>1</sub> is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with C<sub>L</sub> = 5pF. High-to-High impedance tests are made to an output voltage of  $V_T = (V_{OH} - 0.5V)$  with  $S_1$  open, and Low-to-High impedance tests are made to the  $V_T = (V_{OL} + 0.5V)$  level with  $S_1$  closed. 2. All propagation delays are measured and specified under worst case conditions.

**PLS173** 

#### LOGIC PROGRAMMING

The PLS173 is fully supported by industry standard (JEDEC compatible) PLD CAD tools, including Philips Semiconductors SNAP, Data I/O Corporation's ABEL™, and Logical Devices Incorporated's CUPL™ design software packages.

All packages allow Boolean and state equation entry formats. SNAP, ABEL and CUPL also accept, as input, schematic capture format.


PLS173 logic designs can also be generated using the program table entry format detailed on the following pages. This program table entry format is supported by the Philips Semiconductors SNAP PLD design software package.

To implement the desired logic functions, the state of each logic variable from logic equations (I, B, O, P, etc.) is assigned a symbol. The symbols for TRUE, COMPLEMENT, INACTIVE, PRESET, etc., are defined below.


### PROGRAMMING AND SOFTWARE SUPPORT

Refer to Section 9 (Development Software) and Section 10 (Third-Party Programmer/Software Support) of this data handbook for additional information.

#### **OUTPUT POLARITY - (B)**




#### AND ARRAY - (I, B)



30

#### OR ARRAY - (B)



#### **NOTES**

- 1. This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates Po. Do.
- (inactive) AND gates P<sub>n</sub>, D<sub>n</sub>.
  2. Any gate P<sub>n</sub>, D<sub>n</sub> will be unconditionally inhibited if both the True and Complement of any input (I, B) are left intact.

#### **VIRGIN STATE**


A factory shipped virgin device contains all fusible links intact, such that:

- 1. All outputs are at "H" polarity.
- 2. All P<sub>n</sub> terms are disabled.
- 3. All P<sub>n</sub> terms are active on all outputs.

ABEL is a trademark of Data I/O Corp.
CUPL is a trademark of Logical Devices, Inc.

**PLS173** 

#### **PROGRAM TABLE**



**PLS173** 

### **SNAP RESOURCE SUMMARY DESIGNATIONS**

