

# **9000A-8085**

## **Interface Pod**

### **Instruction Manual**

P/N 613778

June 1981

Rev. 1 7/81

©1981, John Fluke Mfg. Co., Inc., all rights reserved Litho in U.S.A.



# **WARRANTY**

Notwithstanding any provision of any agreement the following warranty is exclusive:

The JOHN FLUKE MFG. CO., INC., warrants each instrument it manufactures to be free from defects in material and workmanship under normal use and service for the period of 1 year from date of purchase. This warranty extends only to the original purchaser. This warranty shall not apply to fuses, disposable batteries (rechargeable type batteries are warranted for 90-days), or any product or parts which have been subject to misuse, neglect, accident, or abnormal conditions of operations.

In the event of failure of a product covered by this warranty, John Fluke Mfg. Co., Inc., will repair and calibrate an instrument returned to an authorized Service Facility within 1 year of the original purchase; provided the warrantor's examination discloses to its satisfaction that the product was defective. The warrantor may, at its option, replace the product in lieu of repair. With regard to any instrument returned within 1 year of the original purchase, said repairs or replacement will be made without charge. If the failure has been caused by misuse, neglect, accident, or abnormal conditions of operations, repairs will be billed at a nominal cost. In such case, an estimate will be submitted before work is started, if requested.

THE FOREGOING WARRANTY IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS, OR ADEQUACY FOR ANY PARTICULAR PURPOSE OR USE. JOHN FLUKE MFG. CO., INC., SHALL NOT BE LIABLE FOR ANY SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, WHETHER IN CONTRACT, TORT, OR OTHERWISE.

#### **If any failure occurs, the following steps should be taken:**

1. Notify the JOHN FLUKE MFG. CO., INC., or nearest Service facility, giving full details of the difficulty, and include the model number, type number, and serial number. On receipt of this information, service data, or shipping instructions will be forwarded to you.
2. On receipt of the shipping instructions, forward the instrument, transportation prepaid. Repairs will be made at the Service Facility and the instrument returned, transportation prepaid.

#### **SHIPPING TO MANUFACTURER FOR REPAIR OR ADJUSTMENT**

All shipments of JOHN FLUKE MFG. CO., INC., instruments should be made via United Parcel Service or "Best Way"\*\* prepaid. The instrument should be shipped in the original packing carton, or if it is not available, use any suitable container that is rigid and of adequate size. If a substitute container is used, the instrument should be wrapped in paper and surrounded with at least four inches of excelsior or similar shock-absorbing material.

#### **CLAIM FOR DAMAGE IN SHIPMENT TO ORIGINAL PURCHASER**

The instrument should be thoroughly inspected immediately upon original delivery to purchaser. All material in the container should be checked against the enclosed packing list. The manufacturer will not be responsible for shortages against the packing sheet unless notified immediately. If the instrument is damaged in any way, a claim should be filed with the carrier immediately. (To obtain a quotation to repair shipment damage, contact the nearest Fluke Technical Center.) Final claim and negotiations with the carrier must be completed by the customer.

The JOHN FLUKE MFG. CO., INC., will be happy to answer all applications or use questions, which will enhance your use of this instrument. Please address your requests or correspondence to: JOHN FLUKE MFG. CO., INC., P.O. BOX C9090, EVERETT, WASHINGTON 98206. ATTN: Sales Dept. For European Customers: Fluke (Holland) B.V., P.O. Box 5053, 5004 EB, Tilburg, The Netherlands

\*For European customers. Air Freight prepaid.

**John Fluke Mfg. Co., Inc., P.O. Box C9090, Everett, Washington 98206**

## Table of Contents

SECTION	TITLE	PAGE
1	<b>INTRODUCTION .....</b>	<b>1-1</b>
	1-1. PURPOSE OF INTERFACE POD .....	1-1
	1-2. DESCRIPTION OF INTERFACE POD .....	1-1
	1-3. SPECIFICATIONS .....	1-2
2	<b>INSTALLATION .....</b>	<b>2-1</b>
	2-1. GENERAL .....	2-1
	2-2. MAKING CONNECTIONS .....	2-1
	2-3. POWER CONNECTIONS .....	2-2
3	<b>MICROPROCESSOR DATA .....</b>	<b>3-1</b>
	3-1. INTRODUCTION .....	3-1
	3-2. 8085 SIGNALS .....	3-1
	3-3. STATUS/CONTROL LINES AND ADDRESS SPACE ASSIGNMENT .....	3-1
	3-4. Introduction .....	3-1
	3-5. Bit Assignment - Status Lines .....	3-4
	3-6. User-Writeable Control Lines .....	3-5
	3-7. Bit Assignment - Control Lines .....	3-5
	3-8. Address Space Assignment .....	3-6
	3-9. FORCING AND INTERRUPT LINES .....	3-6
	3-10. LINES ENABLED DURING TROUBLESHOOTER SETUP .....	3-6
	3-11. NON-DETECTABLE 8085 SIGNALS .....	3-7
	3-12. MARGINAL UUT PROBLEMS .....	3-7
	3-13. Introduction .....	3-7
	3-14. UUT Operating Speed and Memory Access .....	3-7
	3-15. UUT Noise Levels .....	3-8
	3-16. Bus Loading .....	3-8
	3-17. Clock Loading .....	3-8
	3-18. POD DRIVE CAPABILITY .....	3-8
	3-19. POWER FAILURE DETECTION LIMITS .....	3-8

**TABLE OF CONTENTS, *continued***

<b>SECTION</b>	<b>TITLE</b>	<b>PAGE</b>
4	<b>THEORY OF OPERATION .....</b>	<b>4-1</b>
	4-1. INTRODUCTION .....	4-1
	4-2. GENERAL POD OPERATION .....	4-1
	4-3. Processor Section .....	4-1
	4-4. UUT Interface Section .....	4-4
	4-5. Timing Section .....	4-4
	4-6. UUT Power Sensing .....	4-5
	4-7. DETAILED BLOCK DIAGRAM DESCRIPTION ....	4-5
	4-8. Processor Section .....	4-5
	4-9. UUT Interface Section - General .....	4-8
	4-10. UUT Interface Section - Data Lines .....	4-9
	4-11. UUT Interface Section - Address Lines .....	4-12
	4-12. UUT Interface Section - Status and Control Lines ...	4-13
	4-13. Timing Section .....	4-13
5	<b>MAINTENANCE .....</b>	<b>5-1</b>
	5-1. INTRODUCTION .....	5-1
	5-2. SELF TEST .....	5-1
	5-3. REPAIR PRECAUTIONS .....	5-2
	5-4. TROUBLESHOOTING .....	5-3
	5-5. Introduction .....	5-3
	5-6. Pod Defective or Inoperative? .....	5-4
	5-7. Selecting a UUT for Pod Testing .....	5-6
	5-8. Troubleshooting a Defective Pod .....	5-7
	5-13. Troubleshooting an Inoperative Pod .....	5-11
	5-14. DISASSEMBLY .....	5-15
6	<b>LIST OF REPLACEABLE PARTS .....</b>	<b>6-1</b>
	6-1. INTRODUCTION .....	6-1
	6-2. HOW TO OBTAIN PARTS .....	6-1
7	<b>SCHEMATIC DIAGRAMS .....</b>	<b>7-1</b>

## List of Tables

<b>TABLE</b>	<b>TITLE</b>	<b>PAGE</b>
1-1.	8085 Interface Pod Specifications .....	1-4
3-1.	8085 Signals .....	3-2
3-2.	Status and Control Lines Bit Assignments .....	3-6
5-1.	Self Test Failure Codes .....	5-3
5-2.	Required Test Equipment .....	5-4
5-3.	8085 Pod Memory and I/O Addresses .....	5-13

## List of Illustrations

<b>FIGURE</b>	<b>TITLE</b>	<b>PAGE</b>
1-1.	Relationship of Interface Pod .....	1-3
2-1.	Connection of Interface Pod to Troubleshooter .....	2-3
2-2.	Connection of Interface Pod to UUT .....	2-3
3-1.	8085 Pin Assignments .....	3-4
4-1.	General Block Diagram .....	4-2
4-2.	Detailed Block Diagram .....	4-6
4-3.	Handshaking Signals .....	4-10
4-4.	UUT ON Signal and Latch Times .....	4-11
5-1.	Interface PCB, Non-Component Side .....	5-5
5-2.	Troubleshooting a Defective Pod .....	5-8
5-3.	Troubleshooting an Inoperative Pod .....	5-13

## Section 1

# Introduction

### 1-1. PURPOSE OF INTERFACE POD

The purpose of the 9000A-8085 Interface Pod, hereafter referred to as the pod, is to interface any 9000 Series Micro System Troubleshooter to a piece of equipment employing a 8085 microprocessor.

The 9000 Series Micro System Troubleshooters are designed to service printed circuit boards, instruments and systems employing bus-oriented microprocessors. While the architecture of the troubleshooter main frame is general in nature and is designed to accomodate processors with up to 32 address lines and 32 data lines, the interface pod adapts the general purpose architecture of the 9000 Series to a specific microprocessor, or microprocessor family. The interface pod adapts the 9000 Series to microprocessor-specific functions such as pin layout, status/control functions, interrupt handling, timing, size of memory space, and size of I/O space.

### 1-2. DESCRIPTION OF INTERFACE POD

The pod consists of a pair of printed circuit board assemblies mounted within a small break-resistant case. A shielded 24-conductor cable connects the printed circuit boards to the troubleshooter; a ribbon cable and connector provide connection to the unit under test, hereafter referred to as the UUT.

Figure 1-1 shows the relationship of the pod to the troubleshooter and to the UUT. Connection from the pod to the troubleshooter is via a front-mounted 25-pin connector. Connection to the UUT is made by plugging the ribbon cable plug directly into the microprocessor socket. The UUT microprocessor socket gives the troubleshooter direct access to all system components which normally communicate with the microprocessor.

The pod contains a 8085 microprocessor and the supporting hardware and control software required to:

- Perform handshaking with the troubleshooter

- Receive and execute commands from the troubleshooter
- Report UUT status to the troubleshooter
- Emulate the UUT microprocessor

The pod is powered by the troubleshooter, but is clocked by the UUT clock signal. Using the UUT clock signal allows the troubleshooter and pod to operate at the designed operating speed of the UUT.

Logic level detection circuits are provided on each line to the UUT. These circuits allow detection of bus shorts, stuck-high or stuck-low conditions, and any bus drive conflict (two or more drivers attempting to drive the same bus line).

Over-voltage protection circuits are also provided on each line to the UUT. These circuits guard against pod damage which could result from:

- Incorrectly inserting the ribbon cable plug in the UUT microprocessor socket.
- UUT faults which place potentially damaging voltages on the UUT microprocessor socket.


The over-voltage protection circuits guard against voltages of +12 to -7 volts on any one pin. Multiple faults, especially of long duration, may cause pod damage.

A power level sensing circuit constantly monitors the voltage level of the UUT power supply (+5V). If UUT power rises above or drops below an acceptable level, the pod notifies the troubleshooter of the power fail condition.

A self test socket provided on the pod enables the troubleshooter to check pod operation. The self test socket is a 40-pin zero-insertion force type connector. The ribbon cable plug must be connected to the self test socket during self test operation. The ribbon cable plug should also be inserted into this socket when the pod is not in use to provide protection for the plug.

### **1-3. SPECIFICATIONS**

Specifications for the 9000A-Z80 Interface Pod are listed in Table 1-1.



**Figure 1-1. Relationship of Interface Pod**

**Table 1-1. 8085 Interface Pod Specifications****ELECTRICAL PERFORMANCE**

**Power Dissipation** ..... 3.0 watts maximum

**Electrical Protection**

CLOCK INPUTS ..... -0.5 to +7 volts may be applied between ground and any ribbon cable plug pin continuously as long as the pod is powered by the troubleshooter.

OTHER INPUTS ..... -7 to +12 volts may be applied between ground and any ribbon cable plug pin continuously as long as the pod is powered by the troubleshooter.

**MICROPROCESSOR SIGNALS**

**Input Low Voltage** ..... 0V min., +0.8V max.

**Input High Voltage** ..... +2.0V min., +5.0V max.

**Output Low Voltage** ..... +0.45V max. with  $I_{OL} = 2.0 \text{ mA}$

**Output High Voltage** ..... +2.4V min. with  $I_{OH} = -400 \mu\text{A}$

**Tristate Output Leakage**

**Current** .....  $\pm 20 \mu\text{A}$

**High Level Input Current** ....  $20 \mu\text{A}$  typ. with  $V_{IH} = +2.7V$

**Low Level Input Current**

READY, TRAP, HOLD,

RESET IN .....  $-400 \mu\text{A}$  max. with  $V_{IL} = +0.4V$

ALL OTHER INPUT LINES  $-20 \mu\text{A}$  typ. with  $V_{IL} = +0.4V$

**TIMING CHARACTERISTICS**

**Maximum Clock Frequency** .. 5.0 MHz typ.

**Added Delays to 8085 Signals**

LOW-TO-HIGH

TRANSITIONS ..... 20 ns typ.

HIGH-TO-LOW

TRANSITIONS ..... 24 ns typ.

**Table 1-1. 8085 Interface Pod Specifications (cont)****UUT POWER DETECTION**

**Detection of Low Vcc Fault** . . .  $V_{CC} < +4.5V$  detected

**Detection of High Vcc Fault** . . .  $V_{BB} > -5.5V$  detected

**GENERAL**

**Size** . . . . . 3.3 cm High x 10.2 cm Wide x 18.55 cm Deep  
(1.3 in High x 4.0 in Wide x 7.4 in Deep)

**Weight** . . . . . 0.68 kg (1.5 lbs)

**Environment**

STORAGE . . . . .  $-40^{\circ}$  to  $+70^{\circ}\text{C}$ , RH < 95%

OPERATING . . . . .  $0^{\circ}$  to  $+25^{\circ}\text{C}$ , RH < 95%  
 $+25^{\circ}$  to  $+40^{\circ}\text{C}$ , RH < 75%  
 $+40^{\circ}$  to  $+50^{\circ}\text{C}$ , RH < 45%

## Section 2

# Installation

### 2-1. GENERAL

Before a 9000 Series Micro System Troubleshooter can be used to perform any testing or fault isolation, it must be connected to the UUT. Connection is made by means of the pod, which is equipped with two cable assemblies, one shielded-type and one ribbon-type. The procedures for installing and connecting the pod are given in the following paragraphs.

### 2-2. MAKING CONNECTIONS

Before making any connections to the UUT, take note of the following precautions:

#### WARNING

**TO PREVENT POSSIBLE HAZARDS TO THE OPERATOR OR  
DAMAGE TO THE UUT, DISCONNECT ALL HIGH-VOLTAGE  
POWER SUPPLIES, THERMAL ELEMENTS, MOTORS, OR  
MECHANICAL ACTUATORS WHICH ARE CONTROLLED OR  
PROGRAMMED BY THE UUT MICROPROCESSOR BEFORE  
CONNECTING POD.**

- Be sure to install the ribbon cable plug correctly in the UUT microprocessor socket.
- The self test socket is intended for use with the ribbon cable plug only. Do not insert any microprocessor removed from a UUT under test, or any other device into this socket.

Connect the pod between the troubleshooter and the UUT as follows:

1. Remove power from the troubleshooter and the UUT.

2. Using the round shielded cable, connect the pod to the troubleshooter as shown in Figure 2-1. Secure the connector using the sliding collar.
3. Perform a self-test of the pod as described in Section 5 of this manual.
4. With UUT power off, unplug the microprocessor from the UUT.
5. On the pod, turn the self test socket thumbwheel to release the plug from the self test socket.
6. Align the ribbon-cable with the microprocessor socket on the UUT so that the notched corner of the ribbon cable plug aligns with pin 1 of the socket. Insert the plug into the socket as shown in Figure 2-2.
7. Electrically reassemble the UUT. Use extender boards if necessary.


**CAUTION**

**Ensure troubleshooter power is on before turning UUT power on in order to activate pod protection circuits.**


8. Apply power to the troubleshooter.
9. Apply power to the UUT.

**2-3. POWER CONNECTIONS**

The pod receives +5 volts, -5 volts, and +12 volts from the 9000 Series Micro System Troubleshooter. No external power connections are required.



**Figure 2-1. Connection of Interface Pod to Troubleshooter**



**Figure 2-2. Connection of Interface Pod to UUT**

## Section 3

# Microprocessor Data

### 3-1. INTRODUCTION

This section contains information which may be useful during operation of the troubleshooter. This information includes 8085 signal descriptions, explanations of status/control lines and address space assignment, the effects the pod may have on normal UUT operation, the pod capabilities and limitations, and pertinent pod characteristics.

### 3-2. 8085 SIGNALS

For reference, Table 3-1 lists all of the 8085 signals and provides a brief description of each. Figure 3-1 shows the pin assignment of 8085 signals.

### 3-3. STATUS/CONTROL LINES AND ADDRESS SPACE ASSIGNMENTS

#### 3-4. Introduction

The 9000A Series Micro System Troubleshooters are designed to accomodate bus-oriented processors having up to 32 address lines, 32 data lines, 16 status lines, and 8 control lines. The pod provides an interface between the general architecture of the 9000 Series and the specific requirements of the 8085 microprocessor. As part of this interface task, the pod makes specific assignments between the microprocessor lines and the 9000 Series troubleshooter. These assignments include:

- Bit number assignment of 8085 status lines
- User-writeable control lines
- Bit number assignment of control lines
- Address space assignment
- Pin assignments

These assignments are described in the following paragraphs and are summarized for convenience on the pod decal.

**Table 3-1. 8085 Signals**

SIGNAL NAME	DESCRIPTION
Address/Data Lines AD0 - AD7	Lines AD0 - AD7 are bidirectional lines which output the low-order of memory addresses, and also serve as a bi-directional data bus. These lines are tri-state lines, and are floated to a high impedance state to allow external control of the address/data bus during direct memory access (DMA) operations. See HOLD.
Address Lines A8 - A15	Lines A8 - A15 are tri-state output lines which carry the high-order byte of memory address. These lines are placed in the high impedance state during DMA operations. See HOLD.
ALE Line	The ALE (address latch enable) line is an output which is made high when address data is placed on lines AD0 - AD7.
<u>RD</u> Line	The <u>RD</u> output is a tri-state line, which is made output low when the 8085 is ready to read data via lines AD0 - AD7. See also HOLD.
<u>WR</u> Line	The <u>WR</u> output is a tri-state line, which is made output low when the 8085 is ready to write data. See also HOLD.
IO/ <u>M</u> Line	The IO/ <u>M</u> output is a tri-state line, which is made output high in conjunction with <u>RD</u> or <u>WR</u> to indicate an I/O read or write operation. See also HOLD.  The IO/ <u>M</u> line is made output low in conjunction with <u>RD</u> or <u>WR</u> to indicate a memory read or write operation. See also HOLD.
S0 and S1 Lines	The condition of the S0 and S1 lines indicate the state of the system bus as follows:  S1 = 0 and S0 = 0, indicates halt state S1 = 0 and S0 = 1, indicates memory or I/O write S1 = 1 and S0 = 0, indicates memory or I/O read S1 = 1 and S0 = 1, indicates instruction fetch
READY Line	The READY line is an input which, when placed at a logic high level, causes the 8085 to enter a wait state. During the wait state, the 8085 inserts clock pulses to extend cycle time as required by the external logic selecting the wait state.
SOD Line	The SOD line can be made to output the high order accumulator bit.

**Table 3-1. 8085 Signals (cont)**

SIGNAL NAME	DESCRIPTION
SID Line	The level placed on the SID line by external logic can be made input to the high order accumulator bit.
HOLD Line	The HOLD line is an input which, when placed at a logic high level, causes the 8085 to halt at the completion of the current instruction. During the HOLD state, the 8085 floats the address, data, <u>RD</u> , WR, IO/M and ALE lines to a high impedance state, allowing DMA operations.
HLDA Line	The HLDA output is made high when the 8085 acknowledges a HOLD input and floats the system bus to a high impedance state.
INTR Line	The INTR line is an input which, when made high, permits external interrupt of the 8085, provided it is software enabled.
INTA Line	The INTA line is an output which is made low when an interrupt requested by the INTR line is acknowledged.
TRAP Line	The TRAP line is a non-maskable highest priority interrupt which, when made high, permits external interrupt of the 8085.
RST 5.5 RST 6.5 RST 7.5	The RST 5.5, RST 6.5 and RST 7.5 lines are hardware vectored interrupt request lines. RST 5.5 and RST 6.5 are level sensitive, meaning a logic high level on these lines generates an interrupt request. The RST 7.5 line is edge sensitive, meaning a low-to-high transition, such as a pulse, generates an interrupt request.
RESET IN Line	The RESET IN line is an input which, when placed at a logic low level for a minimum of three clock periods, resets the program counter, clears the instruction register, disables interrupts and floats address and data lines.
RESET OUT Line	The RESET OUT line is made high in response to a RESET IN signal.




Figure 3-1. 8085 Pin Assignments

### 3-5. Bit Assignment - Status Lines

When a read status (READ @ STS) operation is performed, the troubleshooter displays the result in binary form, where a "1" indicates a logic high status line and a '0' indicates a logic low status line. To determine which bits of the displayed read status result corresponds to specific status lines, each line has an assigned bit number, as listed in Table 3-2. Bit number zero (READY) appears at the far right of the display, while bit number 10 (RST 7.5) appears at the far left.

For example, if the HOLD (bit number 1) and POWER FAIL (bit number 7) lines are low, and the other status lines are high, the troubleshooter would read *READ @ STS = 0111 0011 1101 OK*. Bit numbers 1 (HOLD) and 7 (POWER FAIL) are zero to indicate a logic low, while other meaningful bits are high. Bits which have no meaning for 8085 control lines are bits 6 and 11, and are always represented by zeros in the troubleshooter display message.

### **3-6. User-Writeable Control Lines**

The 8085 has four control lines which the troubleshooter can write to. These lines are hold acknowledge (HLDA), reset out (RESET OUT), interrupt acknowledge ( $\overline{\text{INTA}}$ ) and serial out data (SOD). To write to any or all of these lines, a WRITE CTL function is used as described in the paragraphs that follow. Note that writing to a control line only sets the line to the high or low state for approximately 20 microseconds; just long enough to verify that it can be driven.

### **3-7. Bit Assignment - Control Lines**

There are two troubleshooting functions which require the entry of binary digits to identify user-writable control lines. These functions are write control (WRITE @ CTL) and data toggle control (DTOG @ CTL).

When performing or programming either of these two functions, the user is prompted for a binary number to identify the control line(s) to be written, HLDA, RESET OUT,  $\overline{\text{INTA}}$  and SOD. Table 3-2 shows that these lines have bit numbers 0, 1, 2 and 3 respectively. To perform a write control operation a write control operation which writes all four lines high, enter the binary digits 1111 in response to the prompt. To write any of the lines low, enter binary 0 in place of binary 1. As in the status lines, bit number 0 is at the far right of the display.

If any control line cannot be driven, the troubleshooter responds with the message *CTRL ERR @ xxxxxxxxxxxx LOOP?*, where x equals a binary 1 if that line cannot be driven. For example, if in the write control operation, the HLDA and  $\overline{\text{INTA}}$  lines can be driven, but the RESET OUT and SOD lines cannot, the troubleshooter displays the message *CTRL ERR @ 000000001010 LOOP?*, indicating that the lines represented by bit numbers 1 and 3 cannot be driven. The RESET OUT line is represented by bit number 1, while the SOD line is represented by bit number 3.

When performing a BUS TEST, and various other troubleshooter operations, the troubleshooter message *CTL ERR xxxxxxxxxxxx-LOOP?* can occur, where x represents a binary number that identifies which lines can or cannot be driven. A binary 0 represents the ability to drive a line, while a binary 1 represents the inability to drive a line. Table 3-2 lists all control lines and their respective bit numbers.

**Table 3-2. Status and Control Lines Bit Assignments**

STATUS LINES		CONTROL LINES	
BIT NO.	SIGNAL	BIT NO.	SIGNAL
11	—	11	—
10	RST 7.5	10	—
9	RST 6.5	9	ALE
8	RST 5.5	8	S1
7	PWR FAIL	7	S0
6	—	6	IO/M
5	SID	5	<u>WR</u>
4	** <u>RESET IN</u>	4	<u>RD</u>
3	INTR	3	*SOD
2	TRAP	2	*INTA
1	** HOLD	1	*RESET OUT
0	** READY	0	*HLDA

\*User Writeable    \*\* Forcing Line

### 3-8. Address Space Assignment

The 8085 is capable of addressing up to 65,536 memory locations and up to 65,536 I/O locations. The 9000 Series troubleshooter uses a consistent technique of addressing multiple memory and I/O locations.

In order to access one of the 65,536 memory locations, the user provides a hexadecimal address in the range of 0000 to FFFF. In order to access one of the I/O locations, the user provides a hexadecimal address in the range of 10000 to 100FF. For convenience, these assignments are also summarized on the pod decal.

### 3-9. FORCING AND INTERRUPT LINES

Several troubleshooter messages are used to indicate errors and conditions associated with forcing lines and interrupts. Forcing lines are those lines which, when made active, force the microprocessor into some specific action. Forcing lines for the 8085 are RESET IN, HOLD, and READY. Pulling READY low or HOLD high could cause the pod to stop and timeout. Note that these two lines can be disabled during troubleshooter setup procedures. If the RESET IN line is pulled low, the pod reports such a condition to the troubleshooter, but pod operation is unaffected.

**NOTE**

*During troubleshooter setup, disabling HOLD and READY eliminates any effect they might have on troubleshooter/pod operation. Not reporting (trapping) forcing lines or interrupts during setup simply eliminates the corresponding troubleshooter message.*

Interrupt lines for the 8085 include the INTR, TRAP, RST 5.5, RST 6.5 and RST 7.5 lines. The INTR, RST 5.5 RST 6.5 and RST 7.5 inputs are software disabled: The TRAP input is hardware disabled except during operation in the RUN UUT mode. All interrupt lines are routinely checked by the pod software and reported to the troubleshooter if held high by the UUT.

### **3-10. LINES ENABLED DURING TROUBLESHOOTER SETUP**

During setup of the troubleshooter, the operator has the option of enabling or not enabling certain forcing lines as a means of preventing UUT faults from disabling the pod microprocessor. For the 8085, these lines include HOLD and READY. Also during troubleshooter setup, the operator may elect to report (trap) or disregard active signals on the forcing lines. Reporting active forcing lines halts troubleshooter operation in order to display the forcing line message.

### **3-11. NON-DETECTABLE 8085 SIGNALS**

The pod does not detect the presence or absence of the ALE signal. However, this signal can be observed, if necessary, by using the free-running probe or scope trigger output of the troubleshooter to trigger a scope. (See timing diagram in Section 4). The CLOCK OUT signal can be verified in a similar manner.

### **3-12. MARGINAL UUT PROBLEMS**

#### **3-13. Introduction**

The pod is designed to approximate, as closely as possible, the actual characteristics of the microprocessor it replaces in the UUT. However, the pod does differ in some respects. In general, these differences tend to make marginal UUT problems more visible. A UUT may operate marginally with the actual microprocessor installed, but tend to exhibit errors with the pod plugged in. The pod differences tend to make marginal UUT problems more obvious and easier to troubleshoot. Different UUT and pod operating conditions that may reveal marginal problems are described in the paragraphs which follow.

#### **3-14. UUT Operating Speed and Memory Access**

UUTs designed to operate at speeds which approach the time limits for memory access may be operating marginally. Inherent delays present in the pod may result in the reporting of errors in memory, which is otherwise operating marginally.

**3-15. UUT Noise Levels**

UUTs operate with a certain amount of noise, and as long as the noise level is low enough, normal operation is unaffected. Removing the UUT from its chassis or case may disturb the integrity of the shielding to the point where intolerable noise could exist. The pod may introduce additional noise. In general, marginal noise problems will actually be made worse (and easier to troubleshoot) through use of the pod and troubleshooter.

**3-16. Bus Loading**

The pod loads the UUT slightly more than the UUT microprocessor. The pod also presents more capacitance than the microprocessor. These effects tend to make any bus drive problems more obvious.

**3-17. Clock Loading**

The pod increases the normal load on the UUT clock. While this loading will rarely have any affect on clock operation, it may make marginal clock sources more obvious.

**3-18. POD DRIVE CAPABILITY**

As a driving source on the UUT bus, the pod provides equal to or better than normal 8085 current drive capability. All pod inputs and outputs (except the clock) are TTL compatible.

**3-19. POWER FAILURE DETECTION LIMITS**

A power sensing circuit within the pod produces a power fail output to the troubleshooter whenever the +5 volt power supply in the UUT drops below or increases above certain limits. The power failure detection limits are listed in the specifications table, Table 1-1.

## Section 4

# Theory of Operation

### **4-1. INTRODUCTION**

This section contains two block diagram descriptions of the pod. The first is generalized; it describes the operating concept of the pod and the relationship of the pod to the troubleshooter and UUT. The second description covers pod operation in more detail.

### **4-2. GENERAL POD OPERATION**


The pod may be divided into the following three major areas:

- Processor Section
- UUT Interface Section
- Timing Section

### **4-3. Processor Section**

The Processor Section, shown in Figure 4-1, is made up of a microprocessor, RAM, a ROM, and an I/O interface to the troubleshooter. These elements comprise a small computer system which receives troubleshooter commands and directs all pod operations during execution. All reset, non-maskable interrupts, and other disrupting inputs are hardware disabled, or may be software disabled, to prevent UUT faults from disabling the pod microprocessor.

The Processor Section has the capability of operating with the troubleshooter, or with the UUT, but not with both concurrently. The microprocessor spends most of its time monitoring the troubleshooter I/O interface for commands. During this time, the data and address buses of the Processor Section are isolated from the UUT Interface Section (although the pod sends signals to the UUT so that continuous read operations at the reset address appear to be taking place in order to refresh any dynamic RAM).






Figure 4-1. General Block Diagram

#### **4-4. UUT Interface Section**

The UUT Interface Section, shown in Figure 4-1, include the following elements:

- Data and address buffers
- Protection circuits for signal lines
- Logic level detection circuits for data, address, status and control lines

The data and address buffers are enabled to connect the microprocessor to the UUT, or disabled to isolate the microprocessor from the UUT. Control of the buffers is maintained by the timing section.

Each line to the UUT contains a protection circuit. A protection circuit consists of a 100-ohm series-resistor and clipping diodes. This circuit prevents over voltage conditions from damaging pod components.

Each line to the UUT contains a detection circuit. A detection circuit consists of a latch connected to the UUT side of the 100-ohm protection resistor. The latch senses the level at the UUT side of the protection circuit, and at the conclusion of each UUT operation, stores the level of the UUT line. Each latch is then individually addressed and read by the Processor Section. Their contents are then compared with the desired results as a means of detecting UUT bus faults.

#### **4-5. Timing Section**

The primary function of the timing section is to cause the microprocessor to work with either the Processor Section or the UUT Interface Section at a time pre-determined by the microprocessor itself. Causing the microprocessor to work with one section or the other as required during the execution of troubleshooter commands, permits the use of only one microprocessor in the pod.

The Timing Section of the pod, shown in Figure 4-1, consists of an interval timer and an arrangement of timing circuits. The interval timer, preset by the microprocessor, determines the time at which the microprocessor switches from addressing the Processor Section (RAM, ROM and I/O) to addressing the UUT Interface Section (and UUT). This timing is critical, since any attempt by the microprocessor to address the Processor Section with addresses meant for the UUT, or vice versa, would result in improper operation.

In their reset state, the timing circuits cause the microprocessor to operate as a part of the Processor Section, which includes an I/O port to the troubleshooter. When the troubleshooter issues a pod command which calls for a UUT read or write operation, the microprocessor sets the interval timer to a specific value. The value set on the interval timer corresponds to the time needed by the Processor Section to prepare for command execution prior to actually addressing the UUT.

When the interval timer reaches timeout, the timing circuits produce an output to disable RAM, ROM, and I/O, and to enable the buffers of the UUT Interface Section. This action causes the microprocessor to control the UUT Interface Section instead of the Processor Section. At the same time, the microprocessor, having completed preparation for command execution, places a UUT address on the address bus, and UUT data on the data bus (if the command being executed is a write).

After a fixed period of time, the timing circuits terminate the addressing of the UUT, and the microprocessor returns to controlling the RAM, ROM, and I/O elements of the Processor Section. The timing circuits also operate the latches within the logic level detection circuits to store the state of the UUT bus during the UUT bus transaction.

When the RUN UUT mode is commanded, the Timing Section causes the microprocessor to change from controlling the Processor Section to controlling the UUT Interface Section, but does not return control back to the Processor Section. In addition, the RESET IN, TRAP, HOLD and READY inputs are enabled in the RUN UUT mode. The RUN UUT mode is terminated by a reset signal from the troubleshooter to the pod, which returns control back to the Processor Section.

#### **4-6. UUT Power Sensing**

Figure 4-1 also shows a power sensing circuit which constantly monitors the UUT power supply. This circuit produces an output to the troubleshooter in the event UUT power drops below or rises above established limits. See Table 1-1.


#### **4-7. DETAILED BLOCK DIAGRAM DESCRIPTION**

The block diagram description that follows covers each of the three pod sections identified in the previous general description of pod operation. A detailed block diagram of the pod is presented in Figure 4-2.

#### **4-8. Processor Section**

Refer to Figure 4-2. The Processor Section of the pod is made up of the following components:

- Microprocessor, U2
- ROM, and ROM address latch, U4 and U3
- RAM (256 X 8), U1
- I/O ports A, B and C, U1
- Address decoder, U5
- Status line buffers, U11 and U15
- Command decoder, U5






Figure 4-2. Detailed Block Diagram

The Processor section monitors the handshake line, MAINSTAT, at I/O port C, waiting for troubleshooter commands. The microprocessor addresses I/O port C by means of address lines A0-A7 in conjunction with the ALE and RD signals.

The troubleshooter places a low on the MAINSTAT line when a command is placed on lines POD0-7. The microprocessor responds by addressing I/O port A of U1 and reading each byte of the troubleshooter command. As each byte is received, the handshaking lines operate as shown in the upper portion of Figure 4-3 to insure that no data is lost.

Each troubleshooter command causes the microprocessor to execute a corresponding routine contained in ROM U4. This routine, when executed, performs the troubleshooter command by first setting the interval timer (U1) and then performing all necessary internal operations in preparation for addressing the UUT. For example, if the troubleshooter command calls for a write to the UUT, the microprocessor must perform the steps necessary to assemble the UUT address, ready the data to be written, and perform housekeeping operations associated with the command.

In addition, the routine directs the actual write and read functions of the UUT, transmits any response data back to the troubleshooter, and produces a status byte which reflects the current condition of the pod and UUT. During the transmission of data and status back to the troubleshooter, the handshake lines operate as shown in the lower portion of Figure 4-3. The handshake insures that no data is lost during the transmission process.

The microprocessor has the capability of software-driving control lines HLDA, INTA, and RESET OUT, as a means of verifying that they can be driven. The microprocessor generates these signals by writing data to I/O port B of U1. In addition, the microprocessor can control the enabling or disabling of status lines HOLD and READY, as a means of preventing stuck UUT status lines from interfering with pod operation. Control of the HOLD and READY lines is provided by the status line buffers U11 and U15, controlled by command decoder U5. The command decoder receives address bits AD0-AD3 from the microprocessor and produces a corresponding output to enable the HOLD and/or READY lines.

#### **4-9. UUT Interface Section - General**

Refer to Figure 4-2. The UUT Interface Section includes the following components shown in Figure 4-2:

- Address/data buffer, U11
- Protection circuits, A1 - A5
- Address buffers, U12

- Sensing latches, U3, U4, U5, U8, U9, and U10
- Hold low circuit, U8, U10 and associated components, to hold address lines at 0000 when the UUT is not accessed
- power source/sink U2 for protection circuits

#### **4-10. UUT Interface Section - Data Lines**

The timing circuits disable the address/data buffer U11 whenever the microprocessor is controlling the Processor Section. This disabling prevents the microprocessor from addressing the UUT when operating as part of the Processor Section; and prevents data not meant for the UUT from reaching the UUT.

In addition, the lines are held at zero volts by diodes used in the protection circuits. This holding action is provided by the hold low circuit, make up of U8, U12, and associated components. This circuit produces the HOLDLO signal to drive the +4.3-volt clipping voltage down to -0.7 volts whenever the address is not meant for the UUT, creating a low-order UUT address of 00. (The high-order address lines, described in paragraphs which follow, operate in a similar manner to create a high-order UUT address of 00. Maintaining the UUT at address 0000 prevents any inadvertent operation of the UUT and associated systems equipment.

When not controlling the Processor Section, the timing circuits enable the address/data buffer allowing addressing of the UUT and the movement of data to and from the UUT, such as during a UUT read/write operation. The direction of the data buffer is controlled by the  $\overline{RD}$  line.

All data and low-order addresses passing between the pod and the UUT are fed through a series of protection circuits; one circuit per line. Each protection circuit consists of a 100-ohm resistor in series with the line, and a pair of clipping diodes. The diodes clip the data line at zero and +5 volts.

The address/data lines are also equipped with logic level detection circuits; one circuit per line. The detection circuits consist of a series of latches, coupled to the UUT side of the respective protection circuits. A series resistor at the input of each latch provides overvoltage protection.

The address/data lines are coupled to the inputs of latches U5 (address latch) and U8 (data latch) by lines LAD0-LAD7. The input to each latch is logic high if the line is driven high, and logic low if the line is driven low. The ADDLATCH and DATALATCH signals from the Timing Section latch the address/data line logic levels at the times shown in Figure 4-4. The ADDLATCH signal causes latch U5 to store the logic levels representing the state of each line when carrying a low-order address. The DATALATCH signal causes latch U8 to store the logic levels representing the state of each line when carrying data.




Figure 4-3. Handshaking Signals




Figure 4-4. UUT ON Signal and Latch Times

At the conclusion of a UUT write operation, latches U5 and U8 are addressed by the microprocessor. Address decoder U5 produces the ADDLOEN and DATAEN signals to place the contents of the latches sequentially on the data bus. The microprocessor compares the contents of the addressed latches with the intended write address and data. Any difference between the contents of the latches and the intended data is considered an error.

#### **4-11. UUT Interface Section Address Lines**

In a manner similar to that described for the address/data lines, all high-order UUT addresses are fed through a series of protection circuits equipped with resistors and clipping diodes. The diodes used to protect the address lines perform the additional function of holding the address lines at zero volts any time the UUT Interface Section is not controlled by the microprocessor.

The timing circuits enable address buffer U12 when the microprocessor controls the UUT Interface Section. Conversely, the timing circuits disable the address buffer to isolate the microprocessor from the UUT whenever the microprocessor controls the Processor Section. This isolation prevents the microprocessor from addressing the UUT when operating as part of the Processor Section.

In addition, the address lines are held at zero volts by diodes used in the protection circuits. This holding action is provided by the hold low circuit which produces the HOLDLO2 signal. This signal drives the +4.3-volt clipping voltage down to -0.7 volts whenever the UUT is not being addressed, creating a high-order UUT address of 00. Maintaining the UUT at address 0000 prevents any inadvertent operation of the UUT and associated systems equipment.

As described for the address/data lines, the address lines are equipped with logic level detection circuits; one circuit per line. The detection circuits consist of a series of latches coupled to the UUT side of the respective protection circuits. A series resistor at the input of each latch provides overvoltage protection.

The address lines are coupled to the inputs of latches U9 by lines LA8-LA15. The input to each latch is logic high if the line is driven high, and logic low if the line is driven low. The ADDLATCH signal from the Timing Section latches the address line logic levels, at the time shown in Figure 4-4, to store the logic levels representing the state of each line.

At the conclusion of a UUT operation, latches U9 are addressed by the microprocessor. Address decoder U5 produces the ADDHIEN signal to place the contents of the latches on the data bus. The microprocessor compares the contents of the latches with the actual address. Any difference between the contents of the latches and the actual address is considered an address error

#### **4-12. UUT Interface Section - Status and Control Lines**

The status and control lines are provided with protection circuits, logic level detection circuits and latches. These circuits operate in a manner similar to those provided with the data and address lines, and described in the previous paragraphs. In addition, when the microprocessor controls the Processor Section instead of the UUT Interface Section (UUT ON signal not present), and performs write operations, gate U19-11 (shown in the schematic diagram of Section 7) allows the  $\overline{WR}$  signal to generate false  $\overline{RD}$  signals to the UUT. The false  $\overline{RD}$  signals cause the UUT to "see" only reads at the reset address (0000) whenever the microprocessor controls the Processor Section. For the same reason, gates U19-8 and U19-6 modify the S1 and S0 signals to the UUT.

#### **4-13. Timing Section**

The timing section consists of the interval timer contained in U1, and a series of timing circuits made up of U7, U9 and U14. As mentioned in the description of the Processor Section, the microprocessor executes the troubleshooter command by first setting the interval timer and then performing all necessary internal operations in preparation for addressing the UUT. The interval timer is set to a time equal to the amount of time required by the microprocessor to perform all necessary internal operations.

At the time the interval timer is set, and until the timer times out, a high  $\overline{\text{TIMER OUT}}$  output from U1 holds the timing circuits in their reset state. When the timer times out, the  $\overline{\text{TIMER OUT}}$  output goes low to enable the timing circuits and produce the UUT ON signal. The high UUT ON signal enables the address/data and address buffers, and disables the address decoder. Refer to Figure 4-4 for the timing of the UUT ON signal. A corresponding low  $\overline{\text{UUT ON}}$  signal disables the hold low circuit, releasing the address bus from the forced UUT address of 0000.

With the address/data and address buffers enabled, and the hold low circuit disabled, data and addresses placed on the buses by the microprocessor are directed to the UUT. The Processor Section is disabled at this point by the address decoder U5 which receives the UUT ON signal generated by the timing circuits. With address decoder disabled, the ROM and RAM-I/O-Interval Timer are not selected.

At the end of the instruction cycle (except in the RUN UUT mode), the timing circuits return to their reset state to disable the data and address buffers, and enable address decoder U5. This action switches the microprocessor back to control the Processor Section instead of the UUT Interface Section.

Just prior to returning to their reset state, while all UUT lines are stable, the timing circuits produce the ADDLATCH signal to latch the lower address byte, and the DATALATCH signal to latch all other UUT line logic levels. The

latches store the condition of all UUT lines. When addressed by the microprocessor, via address decoder U5, each latch places the condition of the associated UUT line on the address/data bus. The microprocessor compares the detected UUT line levels with the known expected result and considers any difference to be an error. Any error conditions are indicated in the status byte sent to the troubleshooter at the conclusion of each command.

When the RUN UUT mode is commanded, and the interval timer produces the low TIMER OUT signal, the timing circuits produce the high UUT ON signal as previously described for the non-RUN UUT mode. However, the RUN UUT command causes the command decoder U8 to hold the timing circuits in a state which maintains the UUT ON signal and dedicates the microprocessor to the UUT. In this mode, the RESET IN, TRAP, HOLD, and READY inputs are enabled, allowing the UUT to utilize the pod microprocessor in place of the microprocessor removed to facilitate pod connection.

The RUN UUT mode continues until a RESET signal is received from the troubleshooter. The RESET signal causes the microprocessor to resume control of the Processor Section.

## Section 5

# Maintenance

### 5-1. INTRODUCTION

This section provides maintenance information for the pod, and includes self test information, repair precautions, disassembly procedures, and troubleshooting information.

### 5-2. SELF TEST

The troubleshooter can perform a self test on any pod which is operational enough to communicate with the troubleshooter. Self test provides fault location to several areas of the pod by creating appropriate display messages on the troubleshooter. In order to perform self test, the Processor Section (8085 RAM, ROM, I/O, and buses) must be operational. Operation of the processor section is necessary in order for the pod to accept and execute self test commands issued by the troubleshooter.

#### *NOTE*

*Self test does not examine the pod for all conceivable faults, and may indicate an okay pod when not completely operable. An alternative method of checking pod operability is exercising with a known-good UUT and troubleshooter, observing any reported "UUT failures".*

Performance of self test requires that the ribbon cable connector be inserted into the self test socket located on the pod. When the ribbon cable plug is inserted into the self test socket, the following electrical connections are made to facilitate testing (refer also to the schematic diagram contained in Section 7):

- The high order address lines are connected back to the data lines through series resistors. This connection allows the high order address bits to become data during a test read operation.

- A clock signal is applied to the clock input of the pod. This clock signal replaces the clock normally supplied by the UUT to operate the pod.
- All forcing lines and interrupts are set to the active state. Setting these lines allows testing of the individual hardware or software buffering.
- +5V dc is applied to pin 40 to simulate UUT power and check the power fail sensing circuit.
- Ground is applied through the ribbon cable to pin 20 to notify the troubleshooter that the pod is in the self test configuration.

To perform self test, proceed as follows:

1. If not already connected, connect the interface pod to the troubleshooter as shown in Figure 2-1. Secure the connector using the sliding collar.
2. Open the pins of the self test socket by operating the adjacent thumbwheel. Insert the ribbon cable plug into the socket and close the socket using the thumbwheel.
3. Turn the troubleshooter on and press BUS TEST to initiate self test.
4. If the troubleshooter and pod are operating normally, the troubleshooter display reads *POD SELF-TEST 8085 OK*.
5. If the pod is defective, but not completely dead, the troubleshooter displays *POD SELF-TEST 8085 FAIL xx* where xx represents the pod fault listed in Table 5-1. Refer to the troubleshooting procedures to further isolate the problem.
6. If the pod is inoperative, the troubleshooter reads *POD TIMEOUT-ATTEMPTING RESET*. This message indicates that the pod is not responding to commands issued by the troubleshooter. Refer to the troubleshooting procedures to isolate the problem.

### 5-3. REPAIR PRECAUTIONS

#### CAUTION

**Static discharge can damage MOS components contained in the pod. To prevent this possibility, take the following precautions when troubleshooting and/or repairing the unit.**

**Table 5-1. Self Test Failure Codes**

<b>CODE</b>	<b>POSSIBLE FAULT</b>
00	1. UUT power sensing circuit failure 2. Control line(s) cannot be driven 3. Address line(s) cannot be driven 4. Wrong data read
01	1. UUT power sensing circuit failure 2. Control line(s) cannot be driven 3. Address line(s) cannot be driven 4. Data line(s) cannot be driven
02	One or more control lines not driveable
03	Forcing or interrupt line buffer(s) or associated logic faulty

- Never remove, install, or otherwise connect or disconnect PCB (printed circuit board) assemblies without disconnecting the pod from the troubleshooter.
- Perform all repairs at a static-free work station.
- Do not handle ICs or PCB assemblies by their connectors.
- Attach static ground straps to repair personnel.
- Use conductive foam to store replacement or removed ICs.
- Remove all plastic, vinyl and styrofoam from the work area.
- Use a grounded soldering iron.

The soldering iron used in pod repair should have a rating of 25 watts or less to prevent overheating the PCB assembly.

## **5-4. TROUBLESHOOTING**

### **5-5. Introduction**

Pod failure is usually identifiable from the troubleshooter display. Two types of messages which indicate pod failure are:

- **POD TIMEOUT -ATTEMPTING RESET;** when this message is displayed, the pod does not respond to troubleshooter commands or reset pulses. This message may be due to stuck forcing lines not disabled during troubleshooter setup procedures described in the Operator Manual.

- Any recurring UUT test-failure or error message when testing a known-good UUT indicates pod failure. Since the UUT is known to be good, errors attributed to the UUT by the troubleshooter are actually pod errors.

Troubleshooting the pod is similar to troubleshooting any other microprocessor-based UUT, and requires the equipment listed in Table 5-2. The troubleshooting information presented in the following paragraphs does not provide step-by-step fault isolation procedures, but provides a troubleshooting guide for use while employing normal fault isolation techniques.

Figure 5-1 shows the non-component side of the interface PCB with component outlines and identification superimposed. Refer to this figure to locate various electrical points on the interface PCB during troubleshooting procedures.

The troubleshooting information should be used in conjunction with the schematic diagrams contained in Section 7 and the Theory of Operation presented in Section 4.

The troubleshooting guidelines presented in the following paragraphs are intended to assist in the isolation of faults within the pod. If attempted troubleshooting fails to reveal the pod fault, return of the pod to the nearest Fluke Service Center is recommended. Refer to the troubleshooter Service Manual for a list of Fluke Service Centers.

### **5-6. Pod Defective or Inoperative?**

Before attempting to repair a faulty pod, the level of failure should be determined. A faulty pod can be categorized as either defective or inoperative, depending upon the result of the self test.

**Table 5-2. Required Test Equipment**

EQUIPMENT TYPE	REQUIRED TYPE
Micro System Troubleshooter	Fluke 9000 Series
Interface Pod	Fluke 9000A-8085
Digital Multimeter	Fluke 8020
Oscilloscope	Tektronix 485 or equivalent




Figure 5-1. Interface PCB, Non-Component Side

If the result of a self test produces a troubleshooter display of *POD SELF-TEST 8085 FAIL xx*, the pod is considered to be defective but not inoperative. Troubleshoot a defective pod as described under the heading Troubleshooting a Defective Pod. Select a suitable UUT as described under the heading Selecting a UUT for Pod Testing.

*NOTE*

*It is possible for a pod to produce a self test message of POD SELF-TEST 8085 OK and still be faulty. Such a pod causes the display of test-failure or error messages on the troubleshooter when used to test a known-good UUT. In this case, errors attributed to the UUT are actually pod errors.*

If the result of a self test, or any other troubleshooter operation, produces a troubleshooter display of *POD TIMEOUT -ATTEMPTING RESET*, the pod is considered to be inoperative. Troubleshoot an inoperative pod as described under the heading Troubleshooting and Inoperative Pod. Select a suitable UUT as described under the heading Selecting a UUT for Pod Testing.

*NOTE*

*The POD TIMEOUT -ATTEMPTING RESET message can also result from stuck UUT forcing lines which can disable the pod. Forcing lines should be disabled during troubleshooter setup procedures as described in the Operator Manual.*

### **5-7. Selecting a UUT for Pod Testing**

In order to troubleshoot a pod, a known-good UUT must be connected to the pod via the ribbon cable and connector. The UUT may be any device which normally employs a 8085 microprocessor and to which power can easily be applied. The UUT is needed to provide the following functions during pod testing:

- RAM and ROM for performing read/write operations
- 8085 compatible clock signal or crystal to drive the pod
- +5V dc UUT power to check the UUT power sensing circuit

Instead of connection to a known-good UUT, the ribbon cable connector may be connected to the self test socket on the pod. The self test socket provides a 8085 compatible clock signal, +5V dc, and also simulates ROM by connecting the high order address lines back to the data lines (refer to the schematic diagram for details).

However, insertion of the ribbon cable connector directly into the self test socket places pin 20 at ground. The pod senses the ground at pin 20 and notifies the troubleshooter of the self test connection. As a result, the troubleshooter inhibits normal operation and allows performance of only self test.

During pod troubleshooting procedures, normal troubleshooter operation must be allowed. Consequently, the pod must be prevented from sensing the ribbon cable connector in the self test socket. To prevent the pod from sensing the self test connection, pin 20 of the connector must be effectively removed.

To effectively remove pin 20 of the connector, obtain one of the two replacement ribbon cable connectors supplied with the pod, and modify as follows:

1. Carefully separate the connector body halves using a small screwdriver.
2. Remove pin 20 from the connector and reassemble the body.
3. Insert the modified replacement connector into the self test socket.
4. Insert the ribbon cable connector into the modified replacement connector.

In addition to modifying the ribbon cable connector, be sure to disable all forcing line and interrupt inputs, and set all forcing line and interrupt traps to NO during Setup Editing as described in the Operator Manual. Disabling these inputs and messages is necessary when utilizing the self test socket since all lines are wired to the active state.

## **5-8. Troubleshooting a Defective Pod**

### *NOTE*

*The following paragraphs reference three distinct areas of the pod identified as the Processor Section, the UUT Interface Section, and the Timing Circuits. The components which make up these sections are identified in the Theory of Operation, presented in Section 4.*

A pod is considered defective when the performance of self test produces a troubleshooter display of *POD SELF TEST 8085 xx*, where xx represents the pod fault listed in Table 5-1. The fact that a self test can be performed indicates operation of the Processor Section, since operation of the Processor Section is necessary for troubleshooter/pod communication. With the Processor Section proven to be good, the UUT Interface Section of the Timing Circuits contain the fault.

Prepare to troubleshoot the defective pod as follows:


1. Disassemble the pod by removing the PCB assemblies from the case, and the shield from the PCB assemblies. (Refer to disassembly information under the heading Disassembly.) It is not necessary to separate the PCB assemblies at this point.
2. Connect the pod to the troubleshooter, and the ribbon cable connector to the UUT, as shown in Figure 5-2. Note that the troubleshooter is connected by means of the shielded cable, and not by means of a second pod, to the microprocessor socket. Also, Figure 5-2 shows the self test socket as the UUT, although any suitable UUT may be used. (Refer to Selecting a UUT for Pod Testing.)

*NOTE*

*All references to data and addresses in the following troubleshooting guide are in hexadecimal notation. Unless otherwise noted, all troubleshooter probe operations are performed in the synchronized mode.*

*NOTE*

*When troubleshooting a pod, perform looping tests of the most simple type (such as reads and writes as opposed to ROM and RAM tests) that show a fault symptom. A synchronized probe can then be used to trace a fault once such a looping test has isolated.*



**Figure 5-2. Troubleshooting a Defective Pod**

### 5-9. SELF TEST CODE 00

If self test produces a troubleshooter display of *POD SELF-TEST 8085 FAIL 00*, a UUT read operation has failed and one or more of the following problems is indicated:

- UUT power sensing circuit failure
- Control line(s) cannot be driven
- Address line(s) cannot be driven
- Wrong data read

To further isolate the trouble, proceed as follows:

1. Check operation of the UUT power sensing circuit by verifying the +5 volt UUT supply at the ribbon cable connector and zero volts on the Power Fail line. Check the Power Fail line at the PCB-to-PCB connector, and if necessary, at the shielded cable connector.
2. Perform a read operation. Use address 0FF0 if using the self test socket as the UUT. (The self test socket sends the upper address byte to the data lines. During self test read operations at 0FF0 and F00F take place.) Use any address containing known data if using some other UUT.
  - a. If the troubleshooter indicates a control line error, examine the entire troubleshooter display to determine the stuck control line(s). While looping on the error, use the probe or a scope to locate the point of control line failure.
  - b. If the troubleshooter indicates an address line error, note the failed address line(s) indicated on the troubleshooter display. While looping on the error, use the probe or a scope to locate the point of address line failure.
  - c. If the data read, indicated on the troubleshooter display, is not 0F when using the self test socket, or is not identical to the known data of the UUT used for this test, a data line or address line failure is indicated. Determine the failed line(s) from the display and locate the point of failure using the synchronized probe or a scope while performing a looping read operation.
3. Repeat steps 2b and 2c at different addresses and for different data in order to toggle each of the address and data lines.

4. Check for operation of the interval timer and timing circuits by observing pin 6 (TIMER OUT) of U1 for a low-going output each time a read operation is executed. If the TIMER OUT signal is present, check for a SYNC signal at pine 10 of the shielded cable connector, and for a UUT ON signal at pin 5 of U5. The absence of these signals allows the pod to communicate with the Troubleshooter, but prevents the latches from detecting addresses, data, and control signals sent to the UUT (or self test socket). Failure of these signals may also prevent data read from the UUT from reacing the pod microprocessor.

#### 5-10. SELF TEST CODE 01

If self test produces a troubleshooter display of *POD SELF-TEST 8085 FAIL 01*, one or more of the following failures is indicated:

- UUT power sensing circuit failure
- Control line(s) cannot be driven
- Address line(s) cannot be driven
- Data line(s) cannot be driven

To further isolate the trouble, proceed as follows:

1. Check operation of the UUT power sensing circuit by verifying the +5 volt UUT supply at the ribbon cable connector and zero volts on the Power Fail line. Check the Power Fail line at the PCB-to-PCB connector, and if necessary, at the shielded cable connector.
2. Perform a write operation; use 0FF0 for the address and 0F for the data.
  - a. If the troubleshooter indicates a control line error, examine the entire troubleshooter display to determine the stuck control line(s). While looping on the error, use the probe or a scope to locate the point of control line failure.
  - b. If the troubleshooter indicates an address line error, note the failed address line(s) indicated on the troubleshooter display. While looping on the error, use the probe or a scope to locate the point of address line failure.
  - c. If the troubleshooter indicates a data line error, note the failed line(s) indicated on the troubleshooter display. While looping on the error, use the probe or a scope to locate the point of failure.

3. Repeat steps 2b and 2c using F00F for the address and F0 for the data to check address and data lines in the opposite state.
4. Check for operation of the interval timer and timing circuits by observing pin 6 (TIMER OUT) of U1 for a low-going output each time a write operation is executed. If the TIMER OUT signal is present, check for a SYNC signal at pin 10 of the shielded cable connector, and for a UUT ON signal at pin 5 of U5. The absence of these signals allows the pod to communicate with the troubleshooter, but prevents the latches from detecting addresses, data, and control signals sent to the UUT (or self test socket). Failure of these signals may also prevent write data from reaching the UUT.

### **5-11. SELF TEST CODE 02**

If self test produces a troubleshooter display of *POD SELF-TEST 8085 FAIL 02*, failure of one or more of the control lines is indicated. To check each of the control lines, use the troubleshooter to perform a BUS TEST. Refer to the heading Bit Assignment - Control Lines, located in Section 3, for interpretation of the troubleshooter message.

### **5-12. SELF TEST CODE 03**

If self test produces a troubleshooter display of *POD SELF-TEST 8085 FAIL 03*, failure of one or more status line buffers is indicated. Each of the status (forcing) lines, which have the ability to interrupt or otherwise interfere with microprocessor operation, are selectively buffered from the microprocessor.

Buffering of the HOLD, READY, and TRAP lines is accomplished by means of gates which are enabled or inhibited by port B outputs of the RAM-I/O-Interval Timer.

### **5-13. Troubleshooting an Inoperative Pod**

#### *NOTE*

*The following paragraphs reference three distinct areas of the pod identified as the Processor Section, the UUT Interface Section, and the Timing Circuits. the components which make up these sections are identified in the Theory of Operation, presented in Section 4.*

A pod is considered inoperative when the performance of self test, or any other troubleshooter operation, produces a troubleshooter message of *POD TIMEOUT -ATTEMPTING RESET*. This troubleshooter message results from a lack of response by the pod to troubleshooter commands. Since it is the function of the Processor Section to respond to troubleshooter commands, lack of response indicates failure of the Processor Section.

Prepare to troubleshoot the inoperative pod as follows:

1. Disassemble the pod. Refer to Disassembly.
2. Remove the microprocessor from its socket.
3. Connect the pod under test to +5 volt and -5 volt power supplies. Apply power to the connector normally coupled to the troubleshooter; use pins 2 and 15 for +5 volts, pin 21 for -5 volts, and pin 25 for ground. If available, use a second troubleshooter and shielded cable to provide power to the pod.
4. Connect a 9000 Series Troubleshooter to a second pod. Apply power to the troubleshooter, then connect the second pod ribbon cable to the microprocessor socket of the pod under test.

#### **CAUTION**


**Do not apply or remove any power with ribbon cable connected between second pod and inoperative pod.**

#### *NOTE*

*All references to data and addresses in the following troubleshooting guide are in hexadecimal notation.*

With reference to the Theory of Operation contained in Section 4 and the schematic diagram contained in Section 7, troubleshoot an inoperative pod using the following steps as a guide.

1. Reset the pod by momentarily shorting pins 22 and 23 of the shielded cable connector located on the upper PCB assembly.
2. Perform a BUS TEST.
3. Perform a RAM SHORT and RAM LONG TEST. The RAM addresses are listed in Table 5-3.
4. Perform a ROM TEST. The ROM addresses are listed in Table 5-3.
5. Check the output operation of I/O port A (contained in U1) as follows:
  - a. Perform a write operation to set all lines of I/O port A (PA0-PA7) as outputs. The write address is 8100; write data is 03.



**Figure 5-3. Troubleshooting an Inoperative Pod**

**Table 5-3. 8085 Pod Memory and I/O Addresses**

ADDRESSABLE DEVICE	ADDRESS (HEX)
RAM	8000 - 80FF
ROM	0000 - 07FF
Control Register	8100
I/O Port A	8101
I/O Port B	8102
I/O Port C	8103
Interval Timer	8104
Interval Timer Mode	8105

- b. Perform a write operation to the port A register to set all bits high. The write address is 8101; write data is FF.
  - c. Check the port A lines (PA0-PA7) with the probe or scope for all logic high levels.
  - d. Repeat step b with 00 as the write data.
  - e. Repeat step c, checking for all logic low levels.
6. Check the input operation of I/O port A (contained in U1) as follows:
  - a. Perform a write operation to set all lines of I/O port A (PA0-PA7) as inputs. The write address is 8100; write data is 00.
  - b. Perform a looping read operation at the port A data register, address 8101, while sequentially applying +5 volts to each of the port A input pins (pins 21-28 of U1) and observing the troubleshooter display. The troubleshooter should indicate each high input of port A.
7. Check the output operation of port B (PB0-PB7) by repeating step 5 and using address 8100 and write data 02 for the port B direction register, and address 1082 for the port B data register.
8. Check the input operation of port B, line PB7 (MAINTSTAT) by repeating step 6. Use address 8100 and write data 00 to set port C (line PB7) as an input. Perform the looping read at address 8103 and apply +5 volts to U1, pin 37.
9. Check operation of the interval timer (contained in U1) by performing a write operation at address 8104; write data = 0F. Perform a write operation at 8105, write data = 80; and perform a write operation at 8100, write data = C2. Verify that the TIMER OUT output of U1 produces a low pulse in response to the write operations.
10. Check for the occurrence of the UUT ON signal (produced by the timing circuits as a result of the low IRQ signal) at pin 5 of U5 on the processor PCB assembly.
11. Check for the occurrence of the SYNC signal at pin 10 of the shielded cable connector.
12. Check the address decoder by performing read operations at addresses 0000, 2000, 3000, 4000, 5000, 6000, and 7000. Verify that the respective decoder output goes low when addressed.

13. If repairs have been made to the inoperative pod as a result of the preceding checks, attempt self test. If self test operates, but the pod fails, refer to Troubleshooting a Defective Pod.

The troubleshooting guidelines presented in the preceding paragraphs are intended to assist in the isolation of faults within the pod. If attempted troubleshooting fails to reveal the pod fault, return of the pod to the nearest Fluke Service Center is recommended. Refer to the troubleshooter Service Manual for a list of Fluke Service Centers.

#### **5-14. DIASSEMBLY**

To gain access to the two PCB assemblies within the pod, proceed as follows:

1. Remove the ribbon cable plug from the self test socket.
2. Remove the four phillips screws holding the pod case halves together and carefully open the case.
3. With the PCB assemblies removed from the case halves, remove the screw which retains the shield. Remove the shield.

#### *NOTE*

*To troubleshoot the pod, it may not be necessary to separate the two PCB assemblies except to replace components. Figure 5-1 shows the location of each component on the lower PCB assembly relative to the accessible non-component side of the board.*

4. If it is not necessary to separate the two PCB assemblies, temporarily replace the shield retaining screw; otherwise, remove the second screw from its standoff and carefully pull the boards apart at the connector.
5. To operate the pod with the two printed circuit boards separated from each other, reconnect them in a side-by-side fashion using the test adapter, Fluke part no. 613828. Make sure that correct pin-to-pin relationships are maintained.

## Section 6

# List of Replaceable Parts

### **6-1. INTRODUCTION**

This section contains an illustrated parts breakdown of the instrument. Components are listed alphanumerically by assembly.

Parts lists include the following information:

1. Reference Designation.
2. Description of Each Part.
3. FLUKE Stock Number.
4. Federal Supply Code for Manufacturers. (See the 9000 Series Troubleshooter Service Manual for Code-to-Name list).
5. Manufacturer's Part Number.
6. Total Quantity of Components Per Assembly.
7. Recommended quantity: This entry indicates the recommended number of spare parts necessary to support one to five instruments for a period of 2 years. This list presumes an availability of common electronic parts at the maintenance site. For maintenance for 1 year or more at an isolated site, it is recommended that at least one of each assembly in the instrument be stocked.

### **6-2. HOW TO OBTAIN PARTS**

Components may be ordered directly from the manufacturer's part number, or from the John Fluke Mfg. Co., Inc. or an authorized representative by using the FLUKE STOCK NUMBER.

In the event the part ordered has been replaced by a new or improved part, the replacement will be accompanied by an explanatory note and installation instructions if necessary.

To ensure prompt and efficient handling of your order, include the following information.

1. Quantity.
2. FLUKE Stock Number.
3. Description.
4. Reference Designation.
5. Printed Circuit Board Part Number and Revision Letter.
6. Instrument Model and Serial Number.

A Recommended Spare Parts Kit for your basic instrument is available from the factory. This kit contains those items listed in the REC QTY column for the parts lists in the quantities recommended.

Parts price information is available from the John Fluke Mfg. Co., Inc. or its representative. Prices are also available in a Fluke Replacement Parts Catalog, which is available upon request.


**CAUTION**



**Indicated devices are subject to damage by static discharge.**

Table 6-1. 9000A-8085 Interface Pod Final Assembly

REF DES	DESCRIPTION	FLUKE STOCK NO.	MFG SPLY CODE	MFG PART NO.	MODEL #	TOT QTY	REC QTY	N T E
9000A-8085 INTERFACE POD FINAL ASSY. FIGURE 6-1 (9000A-8085-5071)								
A13	①PROCESSOR PCB ASSEMBLY	579698	89536	579698		1		
A14	②INTERFACE PCB ASSEMBLY	579706	89536	579706		1		
H1	SCREW, PHP, 4-40 X 1/4	185918	89536	185918		2		
H2	SCREW, PHP, 4-40 X 1/2	152132	89536	152132		4		
MP1	DECAL, 8085 POD	536748	89536	536748		1		
MP2	DECAL, 8085 SPEC	585117	89536	585117		1		
MP3	CASE, (BOTTOM)	579573	89536	579573		1		
MP4	KNOB, ACCUATOR	582916	89536	582916		1		
MP5	CASE, (TOP)	579565	89536	579565		1		
MP6	SHIELD	586479	89536	586479		1		
W1	CABLE ASSEMBLY, POD	581827	89536	581827		1		
W2	CABLE, UUT	585141	89536	585141		1		



**Figure 6-1. 9000A-8085 Interface Pod Final Assembly**

Table 6-2. A13 Processor PCB Assembly

REF DES	DESCRIPTION	FLUKE STOCK NO.	MFG SPLY CODE	MFG PART NO.	TOT QTY	REC QTY	N T E
A13	⑩9000A-8085 PROCESSOR PCB ASSEMBLY FIGURE 6-2 (9000A-8085-4071T)	579698	89536	579698			REF
C1	CAP, CER, 0.22 UF +/-20%, 50V	519157	51406	RPE111Z5U224M50V	9		REF
C2	CAP, CER, 0.22 UF +/-20%, 50V	519157	51406	RPE111Z5U224M50V			REF
C3	CAP, CER, 0.22 UF +/-20%, 50V	519157	51406	RPE111Z5U224M50V			REF
C4	CAP, CER, 0.22 UF +/-20%, 50V	519157	51406	RPE111Z5U224M50V			REF
C5	CAP, CER, 0.22 UF +/-20%, 50V	519157	51406	RPE111Z5U224M50V			REF
C6	CAP, CER, 0.22 UF +/-20%, 50V	519157	51406	RPE111Z5U224M50V			REF
C7	CAP, CER, 0.22 UF +/-20%, 50V	519157	51406	RPE111Z5U224M50V			REF
C8	CAP, CER, 0.22 UF +/-20%, 50V	519157	51406	RPE111Z5U224M50V			REF
C9	CAP, CER, 0.22 UF +/-20%, 50V	519157	51406	RPE111Z5U224M50V			REF
J1	POST CONTACT HEADER, 26-POS	512590	89536	512590	1		
J2	CONN, 40-PIN	585133	89536	585133	1		
MP1	SPACER, STANDOFF (NOT SHOWN)	602284	89536	602284	3		
P1	CONNECTOR, PIN	513879	00779	4-870221	60		
R1	RES, DEP. CAR, 51 +/-5%, 1/4W	414540	80031	CR251-4-5P51E	1		
R2	RES, COMP, 4.7K +/-5%, 1/4W	348821	01121	CB4725	4		
R3	RES, COMP, 4.7K +/-5%, 1/4W	348821	01121	CB4725			REF
R4	RES, COMP, 4.7K +/-5%, 1/4W	348821	01121	CB4725			REF
R5	RES, COMP, 4.7K +/-5%, 1/4W	348821	01121	CB4725			REF
U1	⑩IC, RAM, PROGRAMMABLE TIMER	536847	34649	P8155	1		
U2	⑩IC, N-MOS, 8-BIT MICROPROCESSOR	536854	34649	P8085A-2	1		
U3	IC, TTL, OCTAL D-TYPE EDGE TRIGG F/F	504514	01295	SMT4LS373	1		

Table 6-2. A13 Processor PCB Assembly (cont)

REF DES	DESCRIPTION	FLUKE STOCK NO.	MFG SPLY CODE	MFG PART NO.	TOT QTY	REC QTY	NET QTY	REF
U4	⑧IC, ROM			586172	89536	586172	1	1
U5	IC, TTL, LO-PWR SCHOTTKY 3 TO 8 LINE DECODER	407585	01295	SMT4LS138N	1	1	1	
U6	IC, TTL, LO-PWR SCHOTTKY HEX/QUADRUPLE	393215	01295	SMT4LS175N	1	1	1	
U7	IC, TTL, DUAL J-K FLIP/FLOP	414029	01295	SMT4LS112N	3	1	1	
U8	IC, TTL, DUAL J-K FLIP/FLOP	414029	01295	SMT4LS112N	REF			
U9	IC, TTL, DUAL J-K FLIP/FLOP	414029	01295	SMT4LS112N	REF			
U10	IC, TTL, QUAD, 2-IN/PUT, POS AND GATES	393066	01295	SMT4LS08N	4	1	1	
U11	IC, TTL, QUAD, 2-IN/PUT, POS AND GATES	393066	01295	SMT4LS08N	REF			
U12	IC, TTL, QUAD BUS BUFFERS	472746	01295	SMT4LS125N	1	1	1	
U13	IC, TTL, QUAD, 2-IN/PUT, POS NAND GATE	393033	01295	SMT4LS00N	3	1	1	
U14	IC, TTL, QUAD, 2-IN/PUT, POS NAND GATE	393033	01295	SMT4LS00N	REF			
U15	IC, TTL, QUAD, 2-IN POS OR GATE	393108	01295	SMT4LS32N	2	1	1	
U16	IC, TTL, QUAD, 2-IN/PUT, POS NAND GATE	393033	01295	SMT4LS00N	REF			
U17	RESISTOR NETWORK, 2K	574905	89536	574905	1	1	1	
U18	IC, TTL, QUAD, 2-IN/PUT, POS AND GATES	393066	01295	SMT4LS08N	REF			
U19	IC, TTL, QUAD, 2-IN POS OR GATE	393108	01295	SMT4LS32N	REF			
XU1	SOCKET, IC, 40-PIN	429282	09922	DILB40P-108	2	2	2	
XU2	SOCKET, IC, 40-PIN	429282	09922	DILB40P-108	REF			
XU4	SOCKET, IC, 24-PIN	376236	91506	324-AG39D	1	1	1	
Y1	CRYSTAL, QUARTZ, 3.2 MHZ	513937	89536	513937	1	1	1	




Figure 6-2. A13 Processor PCB Assembly

Table 6-3. A14 Interface PCB Assembly

REF DES	DESCRIPTION	FLUKE STOCK NO.	MFG SPLY CODE	MFG PART NO.	TOT QTY	REC QTY	N O T E
A14	⑧9000A-8085 INTERFACE PCB ASSEMBLY FIGURE 6-3 (9000A-8085-4072T)	579706	89536	579706			REF
A1	HYBRID, PROTECTION CIRCUIT	583021	89536	583021			4
A2	HYBRID, PROTECTION CIRCUIT	583021	89536	583021			REF
A3	HYBRID, PROTECTION CIRCUIT	583021	89536	583021			REF
A4	HYBRID, PROTECTION CIRCUIT	582270	89536	582270			1
A5	HYBRID, PROTECTION CIRCUIT	583021	89536	583021			REF
C1	CAP, CER, .22 UF +/-20%, 50V	519157	51406	RPE111Z5U224M50V			12
C2	CAP, CER, .22 UF +/-20%, 50V	519157	51406	RPE111Z5U224M50V			REF
C3	CAP, CER, .22 UF +/-20%, 50V	519157	51406	RPE111Z5U224M50V			REF
C4	CAP, CER, .22 UF +/-20%, 50V	519157	51406	RPE111Z5U224M50V			REF
C5	CAP, CER, .22 UF +/-20%, 50V	519157	51406	RPE111Z5U224M50V			REF
C6	CAP, CER, .22 UF +/-20%, 50V	519157	51406	RPE111Z5U224M50V			REF
C7	CAP, CER, .22 UF +/-20%, 50V	519157	51406	RPE111Z5U224M50V			REF
C8	CAP, CER, 0.01 UF +/-20%, 100V	407361	72982	8121-A100-W5R-103M			1
C9	CAP, CER, .22 UF +/-20%, 50V	519157	51406	RPE111Z5U224M50V			REF
C10	CAP, CER, .22 UF +/-20%, 50V	519157	51406	RPE111Z5U224M50V			REF
C11	CAP, CER, .22 UF +/-20%, 50V	519157	51406	RPE111Z5U224M50V			REF
C12	CAP, CER, .22 UF +/-20%, 50V	519157	51406	RPE111Z5U224M50V			REF
C14	CAP, CER, .22 UF +/-20%, 50V	519157	51406	RPE111Z5U224M50V			REF
C15	CAP, TA, 10 UF +/-20%, 15V	193623	56289	196D106X0015A1			2
C16	CAP, TA, 10 UF +/-20%, 15V	193623	56289	196D106X0015A1			REF
CR1	DIODE, SI, HI-SPEED SWITCHING	203323	07910	1N448	5	1	
CR2	DIODE, SI, HI-SPEED SWITCHING	203323	07910	1N448			REF

Table 6-3. A14 PCB Assembly (cont)

REF	DES	DESCRIPTION	FLUKE STOCK NO.	MFG SPLY CODE	MEG PART NO.	TOT QTY	REC QTY	N T E
CR3		DIODE, SI, HI-SPEED SWITCHING	203323	07910	1N4448	REF	REF	
CR4		DIODE, SI, HI-SPEED SWITCHING	203323	07910	1N4448	REF	REF	
CR5		DIODE, SI, HI-SPEED SWITCHING	203323	07910	1N4448	REF	REF	
CR6		DIODE, SI, HI-SPEED SWITCHING	203323	07910	1N4448	REF	REF	
CR7		DIODE, SI, HI-SPEED SWITCHING	203323	07910	1N4448	REF	REF	
CR8		DIODE, SI, HI-SPEED SWITCHING	203323	07910	1N4448	REF	REF	
J1		CONNECTOR, 60-PIN	602813	00779	86396-6	1	1	
J2		CONNECTOR, POST	267500	00779	86144-2	40	40	
R1		RES, DEP. CAR, 2.2K +/-5%, 1/4W	343400	80031	CR251-4-5P2K2	1	1	
R2		RES, DEP. CAR, 1K +/-5%, 1/4W	343426	80031	CR251-4-5P1K	3	3	
R3		RES, DEP. CAR, 1K +/-5%, 1/4W	343426	80031	CR251-4-5P1K	REF	REF	
R4		RES, DEP. CAR, 1K +/-5%, 1/4W	343426	80031	CR251-4-5P1K	REF	REF	
R5		RES, DEP. CAR, 1.2K +/-5%, 1/4W	441378	80031	CR251-4-5P1K2	2	2	
R6		RES, COMP, 56 +/-10%, 1/2W	109009	01121	RC20GF56OKS	1	1	
R7		RES, DEP. CAR, 1.2K +/-5%, 1/4W	441378	80031	CR251-4-5P1K2	REF	REF	
R8		RES, DEP. CAR, 200 +/-5%, 1/4W	441451	80031	CR251-4-5P200E	2	2	
R9		RES, DEP. CAR, 200 +/-5%, 1/4W	441451	80031	CR251-4-5P200E	REF	REF	
R10		RES, DEP. CAR, 820 +/-5%, 1/4W	442327	80031	CR251-4-5P821E	1	1	
R11		RES, DEP. CAR, 3K +/-5%, 1/4W	441527	80031	CR251-4-5P3K	1	1	
U1		RESISTOR NETWORK	583476	89536	583476	1	1	
U2	② IC, PROTECTOR		585992	89536	585992	1	1	
U3	② IC, C-MOS, OCTAL LATCH HI-SPEED		585364	36665	74SC374A	6	6	
U4	② IC, C-MOS, OCTAL LATCH HI-SPEED		585364	36665	74SC374A	REF	REF	
U5	② IC, C-MOS, OCTAL LATCH HI-SPEED		585364	36665	74SC374A	REF	REF	
U6	IC, TRI-STATE HEX BUFFER		483800	01295	SMT4LS367N	1	1	

Table 6-3. A14 Interface PCB Assembly (cont)

REF DES	DESCRIPTION	FLUKE STOCK NO.	MFG SPLY CODE	MFG PART NO.	TOT QTY	REC QTY	N O T E
U7	IC, TTL, DUAL 4-INPUT NAND LINE DRIVER	585414	01295	SN74S140N	1	1	
U8	② IC, C-MOS, OCTAL LATCH HI-SPEED	585364	36665	74SC374A		REF	
U9	② IC, C-MOS, OCTAL LATCH HI-SPEED	585364	36665	74SC374A		REF	
U10	② IC, C-MOS, OCTAL LATCH HI-SPEED	585364	36665	74SC374A		REF	
U11	② IC, C-MOS, OCTAL BUS TRANSCEIVER	535906	36665	74C245AC	2	1	
U12	② IC, C-MOS, OCTAL BUS TRANSCEIVER	535906	36665	74C245AC		REF	
U13	IC, TTL, QUAD 2-INPUT EXCLUSIVE OR GATE	408237	01295	SN74LS86N	1	1	
VR1	IC, LIN, LOW VOLTAGE REFERENCE	452771	89536	452771	1	1	
XU2	SOCKET, IC, 18-PIN	413229	01295	C 93102	1	1	
XU3	SOCKET, IC, 20-PIN	454421	01295	C932002	8	8	
XU4	SOCKET, IC, 20-PIN	454421	01295	C932002		REF	
XU5	SOCKET, IC, 20-PIN	454421	01295	C932002		REF	
XU8	SOCKET, IC, 20-PIN	454421	01295	C932002		REF	
XU9	SOCKET, IC, 20-PIN	454421	01295	C932002		REF	
XU10	SOCKET, IC, 20-PIN	454421	01295	C932002		REF	
XU11	SOCKET, IC, 20-PIN	454421	01295	C932002		REF	
XU12	SOCKET, IC, 20-PIN	454421	01295	C932002		REF	
XVR1	INSULATOR (NOT SHOWN)	175125	89536	175125	1		





Figure 6-3. A14 Interface PCB Assembly

## Section 7

# Schematic Diagrams

### TABLE OF CONTENTS

<b>FIGURE</b>	<b>TITLE</b>	<b>PAGE</b>
7-1.	A13 Processor PCB Assembly .....	7-2
7-2.	A14 Interface PCB Assembly .....	7-4








Figure 7-1. A13 Processor PCB Assembly





9000A-8085-1072

Figure 7-2. A14 Interface PCB Assembly

# Instruction Sheet

## 9000A-8085 UUT Adapter

### INTRODUCTION

The 9000A-8085 UUT Adapter is intended for use with the 9000A-8085 Interface Pod. The Adapter improves clock signal quality between the UUT (Unit Under Test) and pod by reducing the effects of capacitive loading. It is installed between the UUT microprocessor socket and the 9000A-8085 pod.

### ADAPTER CONFIGURATION

The adapter must be properly configured for the type of clock circuitry on the UUT before it is installed. Three removable jumpers on the top of the adapter circuit board facilitate reconfiguration. Use the following procedure to reconfigure the adapter:

#### CAUTION

**WHEN REMOVING THE DIP SOCKET FROM THE ADAPTER, TAKE CARE NOT TO LIFT THE TOP OF THE DIP SOCKET FROM THE SOCKET BODY.**

1. Carefully remove the DIP socket from the top of the adapter, using the following steps:
  - a. Insert a thin-blade screw driver between the plastic shell and the DIP socket at one end of the adapter.
  - b. Pry the DIP socket up slightly, then insert the screw driver between the shell and socket at the other end and pry up slightly.
  - c. Pry each end of the socket up alternately until the socket can be removed by hand.
2. Refer to Table 1 to determine the proper jumper configuration.
3. Refer to Figure 1. Using tweezers or needle-nose pliers, position the jumpers on the top of the circuit board as indicated in Table 1.

4. Carefully replace the DIP socket on top of the adapter. (Be sure to align the notch on the DIP socket with the notch on the DIP plug.)

Table 1. UUT Adapter Configurations

UUT CLOCK CIRCUIT TYPE	ADAPTER JUMPER CONFIGURATION			
	W1	W2	W3	W4
Crystal Only	X	0	X	X
Crystal with cap. on X2 to GND.	X	0	X	0
Crystal with cap. on X1 to GND.	X	0	0	X
Crystal with cap. on X1 and X2 to GND.	X	0	0	0
Externally Driven on X1: Clk Freq. >4 MHz	0	X	0	0
Externally Driven on X1: Clk Freq. <=4 MHz	Do Not Use Adapter			
Externally Driven on X1 and X2	Do Not Use Adapter			
RC circuit	Do Not Use Adapter			
LC circuit	Do Not Use Adapter			

#### NOTES:

1. X = jumper installed, 0 = jumper removed
2. W1 and W2 cannot be installed simultaneously: they use a common pin.
3. UUT CLOCK CIRCUIT TYPE refers to circuitry connected to pins 1 and 2 (signal names X1 and X2) of the 8085 microprocessor socket on the UUT.
4. Externally Driven means the pin(s) are driven by a TTL compatible square wave.

### ADAPTER INSTALLATION

#### CAUTION

**WHEN INSTALLING OR REMOVING THE ADAPTER, USE CARE TO AVOID PIN DAMAGE.**

Install the adapter between the pod and the Unit Under Test (UUT). Use the following installation procedure:

1. Properly configure the adapter before installation.
2. Remove power from the troubleshooter and the UUT.
3. With the power off, remove the UUT microprocessor.
4. Align the notched corner of the adapter DIP plug with pin 1 of the UUT microprocessor socket, and insert the adapter in the socket.
5. Align the notched corner of the pod ribbon cable plug with the notched corner of the adapter socket, and insert the plug in the socket.

#### CAUTION

**ENSURE TROUBLESHOOTER POWER IS ON TO ACTIVATE THE POD PROTECTION CIRCUITS BEFORE TURNING ON UUT POWER.**

6. Apply power to the troubleshooter.
7. Apply power to the UUT.




Figure 1. UUT Adapter Jumper Locations