

# **Pinouts**

These informations have been extracted from a very usefull handbook published by TI in 1983, with many informations, timing diagrams, console schematics, etc:

TI-99/4A Console and Peripheral Expansion System Technical Data

#### Console

Joystick port

Cassette port

Power ports

Monitor port

Cartridge port

Side port

**Keyboard** connector

#### **Peripherals**

PE-box slots

Floppy disk controller connector

PIO connector

RS232 connector

### **Chips** (links to other pages)

**TMS9900 CPU** 

TMS9901 Programmable system interface

TMS9902 UART

TIM9904 Clock generator & driver

TMS9919 Sound generator

TMS9918A Videoprocessor

FD1771 Floppy disk controller

FD179x Floppy disk controller

TMS5220C Speech synthesizer

## Joystick port

```
1 2 3 4 5 )
                  \ 6789/
# I/O Use
      not used
     Test joystick 2
  < Up
  < Fire button pressed
     Left
6
     not used
  >
     Test joystick 1
8
  <
     Down
     Right
```

# **Cassette port**

```
(12345)

6789/

# I/O Use ___/

1 > Cass 1 motor control (CRU bit 22)

2 > Ditto

3 > Output to tape 2 (CRU bit 25)

4 > Audio gate (CRU bit 24)

5 > Output to tape 2 (neg)
```

```
6 > Cass 2 motor control (CRU bit 23)
7 > Ditto
8 < Input from tape 1 or 2 (CRU bit 27)
9 < Ditto</pre>
```


N.B. Cassette 1 can't be written to. Signals are buffered by opto-isolators.

## **Power port**

### **Inside console (regulated)**

```
# Volts
- ----
1   -5
2   +12
3   GND
4   +5
```

### **External plug**



NB: for US users replace 220V with 110V

The AC values on pins 1, 2 and 4 appear to vary according to the model of transformer. Therefore I did not indicate them here.

# Monitor port



```
# Use
-----
1 12V vid
2 R-Y (color burst clock)
3 Sound output
4 Y
5 B-Y (external video input?)
II GND
```


I was told that US console have a different connector, for NTSC standard. I don't know what it looks like, but the pinout is supposed to be:

```
# Use
- ----
1 +12V
2 Ground
3 Sound
4 Composite video
5 Signal ground
```

## Cartridge port

```
36
                                                                ==]
                                                                35
   T<sub>0</sub>P
                   BOTTOM
          RIGHT
    Vss
         36||35
                  GND
  R0MS*
                          ROMS* is low if addr in >6000-7FFF
         34||33
                  Vss
    WE*
         32|
             |31
                  GR
                       High = GROM ready
     Α4
         30 | 29
                  -5V
     Α5
         28
             27
                  GRC
                       GROMCLK (or CPUCLK) from the VDP 9918A
     A6
         26
             125
                  DBIN
     А3
         24||23
                  A14
     Α7
         22 j
             21
                  GS*
                       Low if addr in >9800-9FFF
         20 | 19
                  +5V
     A8
     A9
         18 | | 17
                  D0
    A10
         16
             15
                  D1
    A11
         14
             113
                  D2
         12|
    A12
                  D3
             111
    A13
         10|
             |9
                  D4
 A15/0UT
          8||7
                  D5
   CRUIN
          6||5
                  D6
 CRUCLK*
             |3
     GND
          2 | 1
                  RESET (Active high)
          LEFT
           I/0
    Name
                 Use
    RESET
                 Resets the system (active high)
    GND
                 Signal groud
 3
    D7
                 Data bus, bit 7 (least significant)
    CRUCLK*
                 Inversion of TMS9900 CRUCLOCK pin
    D6
             <>
 6
    CRUIN
                 CRU input to TMS9900
             <
    D5
    A15
                 Address bus, bit 15 / also CRU output bit
9
             <>
    D4
10
    A13
            >
11
    D3
             <>
12
    A12
            >
13
             <>
    D2
14
    A11
15
             <>
    D1
16
    A10
17
    D0
             <>
                 Data bus, bit 0 (most significant)
18
    Α9
19
    VCC
                 +5 Volts power supply
20
21
    8A
            >
    GS*
                 Grom select. Active low is addr in >9800-9FFF. Internal 2.2K pull-up to +5V.
22
   Α7
23
    A14
                 Address bus, bit 14. Select mode: low=data / high=addr. 2.2K pull-up to +5V.
            >
24
    А3
            >
25
    DBIN
                 Active high = read memory. Internal 3.3K pull-up to +5V
26
27
            >
    Α6
    GRC
            >
                 GROM clock: 447.7 kHz signal from the VPD (or 3.5 MHz, jumper-selected). 1K pull-up to +5V.
28
    Α5
29
    VDD
                 -5 Volts power supply
30
    Α4
                 Active high = GROM ready. 4.7K pull-up. Masked by GS* in the console before it reaches the CPU.
31
    GR
32
    WE*
                 Active low = write enable (derived from TMS9900 WE*)
                 Pseudo-ground (-0.72 V see <u>GROM page</u> for details)
33
    VSS
    ROMG*
                 Active low if addr in >6000-7FFF
34
35
    GND
36
    GND
```

# Side port



```
/ 2 44
/ [=======]
/ 1 43
```

```
REAR
                   BOTTOM
 AUDIOIN
          44 | | 43
                   - 5V
          42 | 41
                   IAQ
      D3
          40||39
      D1
                   D2
      D5
          381137
                   DΘ
      D6
          36||35
                   D4
      D7
          34||33
                   CRUIN
          32||31
  MEMEN*
                   Α0
      Α1
          30||29
                   A6
    MBE*
              27
                   GND
                         MBE* low if >4000-5FFF
     WE*
          26 | 25
                   GND
   PHI3*
          24 | | 23
                   GND
 CRUCLK*
          22
              |21
                   GND
      A2
          20 | 19
                   A15/CRUOUT
          18
      Α9
              |17
                   Α7
                   A13
     A14
          16||15
      Α8
          14 | | 13
                   LOAD* Low => BLWP @>FFFC
   READY
          12 | 11
                   A12
          10||9
                   DBIN
      Α3
     A11
           8||7
                   Α4
     A10
           6||5
                   Α5
 EXTINT*
           4||3
                   RESET*
     SBE
           2 | 1
                   +5V
                         SBE high if >9000-94xx
           FRONT
  Name
          I/O Use
 1
    VCC
                 +5 Volts power supply
                 High if addr in >9000-94xx (sound port)
    SBE
 3
    RESET*
                 System reset (active low)
    EXTINT*
            <
                 External interrupt (active low)
    Α5
                 Address bus, bit 5
6
    A10
7
    Α4
8
    A11
9
    DBIN
            >
                 Active high = read memory
10
    Α3
11
    A12
12
    READY
             <
                 Active high = memory is ready
                 Unmaskable interrupt (=> BLWP @>FFFC)
13
    LOAD*
             <
14
    Α8
15
    A13
             >
16
   A14
17
    Δ7
            >
18
    Α9
            >
19
   A15
                 Address bus, lsb. Also CRU output bit.
20
    A2
    GND
21
22
    CRUCLK* >
                 Inversion of TMS9900 CRUCLOCK pin
23
    GND
24
25
    PHI3*
                 Inversion of phase 3 clock
    GND
26
    WE*
                 Write Enable (derived from TMS9900 WE* pin)
27
    GND
                 Active low if addr in >4000-5FFF (card ROMs)
    MBE*
28
            >
29
    Α6
30
    Α1
                 Address bus, bit 0 (most significant)
31
    Α0
32
    MEMEN*
                 Memory access enable (active low)
            >
33
    CRUIN
             <
                 CRU input bit to TMS9900
34
                 Data bus, bit 7 (least significant)
    D7
             <>
35
    D4
             <>
36
    D6
             <>
37
    D0
             <>
                 Data bus, bit 0 (most significant)
38
   D5
             <>
39
    D2
             <>
40
    D1
             <>
41
    IAQ
                 Interrupt acknowledged by TMS9900
    DЗ
42
             <>
43
    VDD
                 -5 Volts power supply
    AUDIOIN <
                 To sound generator AUDIO IN pin
```

## **Keyboard connector**

This connector is inside the console. Red wire is #15, pin #1 is marked on the PCB.

pin	12	13	14	15	9	8	6
5   4   1   2   7   3   10   11	= space enter fctn shift ctrl	L 0 9 2 S W	, K I 8 3 D E C	M J U 7 4 F R V	N H Y 6 5 G T B	/; P 0 1 A Q Z	A-lock

Note: pressing a key closes the contact between corresponding row + column. Since there are no diodes to prevent current going backwards, pressing 3 keys at a time often results in appearance of a "phantom" key at the 4th corner of the square formed by these keys (e.g 8+7+3=phantom 4. The current goes pin#15 --> key 7 --> key 8 --> key 3 --> pin#7, as if key 4 were pressed).

## PE-Box internal slots

```
LEFT
          REAR
                  RIGHT
     +8V
                  +8V
     GND
          3||4
                  READY
     GND
          5||6
                  RESET*
          7|
     GND
            | | 8
                  (nc)
                  AUDIOIN
     (nc) 9||10
 RDBENA* 11||12
                  (high)
  (high) 13||14
                  (nc)
  (high)
         15|
             |16
                  (high)
  INTA*
         17 | 18
                  (nc)
     D7
             |20
         19 j
                  GND
     D5
         21
             122
                  D6
     D3
         23||24
                  D4
     D1
             26
                  D2
    GND
         271128
                  D0
    A14
         29||30
                  A15/CRUOUT
         31 j
             32
                  A13
    A10
         33 j
             34
                  A11
     A8
         35|
             |36
                  A9
     Α6
         37|
             |38
                  Α7
         39||40
                  Α5
     A2
         41 İ
             142
                  А3
     Α0
         43|
             |44
                  Α1
  (high) 45||46
                  (high)
                  (high)
CLKOUT*
    GND
         47
             |48
             50
    GND
         49
CRUCLK*
         51||52
                  DBIN
    GND
         53 | | 54
         55||56
                  MEMEN*
  CRUIN
         57||58
   -16V
                  -16V
   +16V
         59||60
                  +16V
          FRONT
           I/0
    Name
                  Use
                  +5V 3-T regulator voltage supply (about +8V)
 2
                  Ditto
 3
    GND
    READYA
                  System ready (10K pull-up to +5V)
 5
    GND
    RESET*
6
                   System reset (active low)
    GND
                  System clock (not connected)
    SCLK
             nc
                  CPU indicator 1=TI99 0=2nd generation (not connected)
    LCP*
            nc
    AUDI0
                  Input audio (=AUDIOIN)
10
    RDBENA*
                  Active low: enable flex cable data bus drivers (1K pull-up)
    PCBEN
            Н
                  PCB enable for burn-in (always High)
12
                  Active low CPU hold request (always High)
13
    HOLD*
            Н
14
    IAQHA
            nc
                  IAQ [or] HOLDA (logical or)
    SENILA* H
                  Interrupt level A sense enable (always High)
15
                  Interrupt level B sense enable (always High)
16
    SENILB* H
17
    INTA*
                  Active low interrupt level A (=EXTINT*)
    LOAD*
                  Unmaskable interrupt (not connected)
```

```
09/10/2023, 12:18
                                                    unige.ch/medecine/nouspikel/ti99/pinouts.htm
                    Data bus, bit 7 (least significant)
 20
     GND
 21
     D5
               <>
  22
     D6
               <>
     D3
               <>
 24
25
     D4
               <>
     D1
               <>
  26
     D2
               <>
  27
      GND
 28
29
     D0
                    Data bus, bit 0 (most significant)
               <>
     A14
              >
 30
      A15
                    Address bus, lsb. Also CRU output bit.
 31
     A12
 32
              >
      A13
 33
      A10
              >
 34
     A11
 35
      8A
              >
 36
      Α9
              >
 37
      Α6
 38
      Α7
              >
 39
      Δ4
              >
 40
     Α5
 41
      Α2
 42
     Α3
 43
      A0
                    Address but, bit 0 (most significant)
 44
      Α1
 45
      AMB
              Н
                    Extra address bit. Always High.
      AMA
                    Extra address bit. Always High.
 46
              Н
 47
      GND
 48
     AMC
                    Extra address bit. Always High.
 49
      GND
      CLKOUT* >
                    Inversion of phase 3 clock (=PHI3*)
 50
 51
      CRUCLK* >
                    Inversion of TMS9900 CRUCLOCK pin
 52
      DBIN
                    Active high = read memory
 53
      GND
 54
      WE*
                    Write Enable (derived from TMS9900 WE* pin)
 55
      CRUIN
                    CRU input bit to TMS9900
 56
     MEMEN*
                    Memory access enable (active low)
```

-12 Volts 3-T regulator supply voltage (about -16V)

+12 Volts 3-T regulator supply voltage (about +16V)

#### Notes:

57

58

59

60

- Signals buffered by 74LS244 in the connection card: A0-A15, DBIN, MEMEN\*, WE\*, CLRCLK\*, RESET\*, CLKOUT\*.
- Unbuffered signals: CRUIN, INTA\*, AUDIOIN, READY.
- The data bus is buffered by two 74LS245 (one at each end of the cable), activated by the card with by RDBENA, the direction is set by DBIN.
- All signals must be re-buffered on each card.

Ditto

Ditto

- Always High lines (AMA, AMB, AMC, SENILA\*, SENILB\*, PCBEN, HOLD\*) are pulled up to +5 Volts by 47 Ohms resistors.
- The light on the connection card is turned on by DBIN (High = on).

# Floppy drive controller connector

```
FRONT
                  RFAR
         +----+ <-- Male 34-pin connector for internal drive
         |34 o |=====
                          <-- Card edge connector for external drives
     nc
   SIDE
         | 132 o | ======
  RDATA
         |30 o |=====
WPR0TECT
         |28 o |=====
 TRACK0
         | 26 o | ======
  WGATE
         |24 0 |=====
  WDATA
         |22 0 |=====
   STEP
         20 o
         |18 o =====
    DTR
 STR0BE
          |16 o
         14 o
   SEL3
         12 o
                         __ notch
   SEL2
   SEL1
         110 o
               |=====--
         |8 o |=====
  INDEX
   SEL4
         6
             0
             0
               |=======
```

```
nc |2 0 |=====
+----+
BOTTOM
```

#	I/0	Name	Function
2		?	(used on PCs, for 1.44 MB drives)
6		SEL4	Select DSK4 (not on original TI FDC)
8	<	INDEX	Index pulse (hole in floppy detected)
10	>	SEL1	Select DSK1
12	>	SEL2	Select DSK2
14	>	SEL3	Select DSK3
16	>	STR0BE	Motor on
18	>	DIR	Direction to step at (0=out, 1=in)
20	>	STEP	Step by one track
22	>	WDATA	Data output
24	>	WGATE	Enable data output
26	<	TRACK0	Track 0 reached
28	<	WPR0TECT	Write protection detected
30	<	RDATA	Data input
32	>	SIDE	Side selection
34		-	not used

All odd numbered pins are connected to ground

### PIO connector

```
Male 16-pin connector (bottom view)
```

```
LEFT
              FRONT
                       RIGHT
             |16 15|
                      1K +5V
        GND
   SPAREOUT
             |14 13|
                      SPAREIN
 +5V 10 0hm
             12 11
                      GND
HANDSHAKEIN
             10 9
                      D0
         D1
               8
                 7
                      D2
         D3
               65|
                      D4
         D5
               4 3
         D7
               2 1 |
                      HANDSHAKEOUT
              REAR
```

```
I/O Name
                         Function
        HANDSHAKEOUT
                         User defined (syncronisation signal)
1
2
   <>
        D7
                         Data byte (least significant bit)
    <>
        D6
   <>
        D5
5
    <>
        D4
6
    <>
        D3
    <>
        D2
8
   <>
        D1
9
                         (most significant bit)
   <>
        D0
10
        HANDSHAKEIN
                         User defined (syncronisation signal)
11
                         Ground
        GND
12
        +5V via 10 0hm
                         User defined
        SPAREIN
13
   <
                         User defined
14
        SPAREOUT
                         User defined
                         User defined
15
        +5V via 1 K0hm
                         {\tt Ground}
16
        GND
```

## RS232C connector

```
# I/O Name
               Use
1
        GND
               Ground
2
3
        RD-1
               Data input
   <
        TX-1
               Data output
        CTS-1 Clear to send
6
               Data set ready. Common pin, always high (+12V via 1.8 KOhm)
        DSR
7
        GND
               Ground
8
        DCD-1 Data carrier detected
9
   nc
10
   nc
               (may replace 11: jumper selected)
11
```

```
DCD-2
                 Data carrier detected
13
         CTS-2 Clear to send
14
   <
         RD-2
                 Data input
15
    nc
16
         TX-2
                 Data output
17
    nc
18
                  (may replace 19: jumper selected)
    nc
         DTR-2 Data terminal ready (to DSR* and CTS* pins)
DTR-1 Data terminal ready (to DSR* and CTS* pins)
19
    <
20
21
    nc
22
    nc
23
    nc
24
    nc
```

#### **Notes**

- Voltages are in the range -12V to +12V.
- The -1 pins correspond to RS232/1 (or RS232/3 if two cards are installed), the -2 pins to RS232/2 (or RS232/4).
- Some cards have jumpers to direct the DTR lines to either pin 19 or 18 and either pin 20 or 11.

Revision 1. 3/24/99 OK to release Revision 2. 5/2/00 Added FDC connector Revision 3. 5./25/01 Updated GROM port Revision 4. 5/14/02 Correction: SBE is active high Revision 5. 11/20/02 Added chip links

Back to the TI-99/4A Tech Pages