



**Universidade Federal de Santa Catarina**  
**Centro Tecnológico – CTC**  
**Departamento de Engenharia Elétrica**



# **“EEL5105 - Circuitos e Técnicas Digitais”**

**Prof. Héctor Pettenghi Roldán\***

[Hector@eel.ufsc.br](mailto:Hector@eel.ufsc.br)

**Florianópolis, março de 2016.**

**\*Baseados nos slides do Professor Eduardo Bezerra e Eduardo Batista EEL5105 2015.2**

***Estudo de caso: uso de processo explícito para implementar registrador com reset assíncrono, clock e sinal de enable***

# Deslocamento de vetor de entrada 1 bit à esquerda (1/2)

- sr\_in recebe palavra de N bits (vetor de N bits). A cada
- pulso de clock, a palavra em sr\_in é deslocada 1 bit para a
- esquerda, e copiada para sr\_out, também de N bits.

```
library ieee;
```

```
use ieee.std_logic_1164.all;
```

```
entity desloc_1_bit_esq is
```

```
    generic ( N : natural := 64 );
```

```
    port      ( clk          : in std_logic;
```

```
               enable       : in std_logic;
```

```
               reset        : in std_logic;
```

```
               sr_in        : in std_logic_vector((N - 1) downto 0);
```

```
               sr_out       : out std_logic_vector((N - 1) downto 0)
```

```
    );
```

```
end entity;
```

# Deslocamento de vetor de entrada 1 bit à esquerda (2/2)

**architecture rtl of desloc\_1\_bit\_esq is**

**signal** sr: **std\_logic\_vector** ((**N - 1**) **downto** 0); -- Registrador de N bits  
**begin**

**process** (clk, reset)  
**begin**

**if** (reset = '0') **then** -- *Reset assíncrono do registrador*

sr <= (**others** => '0');

**elsif** (**rising\_edge**(clk)) **then** -- *Sinal de clock do registrador (subida)*

**if** (enable = '1') **then** -- *Sinal de enable do registrador*

-- *Desloca 1 bit para a esquerda. Bit mais significativo é perdido.*

sr((**N - 1**) **downto** 1) <= sr\_in((**N - 2**) **downto** 0);

sr(0) <= '0';


**end if;**

**end if;**

**end process;**


sr\_out <= sr;

**end rtl;**



# Deslocamento de vetor de entrada 1 bit à esquerda

Valor de entrada em *sr\_in* = 23<sub>H</sub> = 35<sub>d</sub>



Valor de saída em *sr\_out* = 46<sub>H</sub> = 70<sub>d</sub>

***Tarefa a ser realizada:***  
***mini-calculadora com multiplicação e divisão por 2***


# Tarefa – Descrição Textual

---

- Alterar a mini-calculadora desenvolvida nas aulas anteriores, de forma a realizar a “multiplicação por 2” e a “divisão por 2”.
- Utilizando um **registrador de deslocamento**, projetar um circuito para realizar operações de **divisão por 2** (*shift right*).
- Utilizando um **registrador de deslocamento**, projetar um circuito para realizar operações de **multiplicação por 2** (*shift left*).
- Substituir o componente que realiza a função  **$F = \text{not } A$**  pelo novo componente que realiza a multiplicação por 2.
- Substituir o componente que realiza a função  **$F = A \text{ xor } B$**  pelo novo componente que realiza a divisão por 2.

**Atenção!!** Nesse novo circuito existem dois componentes que utilizam apenas um operando, e dois componentes que utilizam dois operandos. **É preciso alterar a FSM para se adequar a essa situação!!**

Operandos  
SW(7 downto 0)







# TOPO

**Operandos**  
SW(7 downto 0)

top\_calc.vhd



HEX1



HEX0



LEDR

(7 downto 0)

Enable\_1

Seleção

Enable\_2

Rst

Clk

Enter

Operacao

**FSM**

**Máquina de estados com a função de  
"controlador" do fluxo de operações  
realizadas pela calculadora.**

**Reset** KEY(0)

**Clock** CLOCK\_50

**Enter** KEY(1)

**Operação** SW(9..8)


2

## ***Memória ROM***

# Organização de uma memória ROM

Assumir:

- Memória com capacidade para armazenar 4 palavras, sendo que cada palavra possui um tamanho de 2 bytes (16 bits).
- Não existe nenhum tipo de controle adicional na leitura dos dados, ou seja, basta fornecer o **endereço** do dado desejado, e a memória deverá fornecer esse **dado na sua saída**.



- Na posição (endereço) 0 dessa ROM está armazenado o valor x"2C6B"
- Na posição (endereço) 1 dessa ROM está armazenado o valor x"D623"
- Na posição (endereço) 2 dessa ROM está armazenado o valor x"7493"
- Na posição (endereço) 3 dessa ROM está armazenado o valor x"A492"

Exemplo de ROM em VHDL obtido no site:  
<http://www.edaboard.com/thread38052.html>

O VHDL original do site foi adaptado para se adequar ao exemplo desses slides. Esse exemplo foi compilado e simulado utilizando a ferramenta on-line:  
<http://www.edaplayground.com/>


Não foi testado com o Quartus/ModelSim, logo não existe garantia de funcionamento, principalmente por ter sido encontrado na Internet.

```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

ENTITY ROM IS
PORT(
    endereco: in std_logic_vector(1 downto 0);
    dado: out std_logic_vector(15 downto 0)
);
END ENTITY;

ARCHITECTURE BEV OF ROM IS
type memoria is array ( 0 to 2**2 - 1) of std_logic_vector(15 downto 0);
constant minhaROM: memoria := (
    0 => "0010110001101011",
    1 => "1101011000100011",
    2 => "0111010010010011",
    3 => "0101010010010010"
);

BEGIN
process (endereco)
begin
    case endereco is
        when "00" => dado <= minhaROM (0);
        when "01" => dado <= minhaROM (1);
        when "10" => dado <= minhaROM (2);
        when "11" => dado <= minhaROM (3);
        when others => dado <= (others => '0');
    end case;
end process;
END BEV;
```



## ***Template de ROM do Quartus II***

# Quartus II – Templates de descrições VHDL com processos

Quartus II 64-Bit - /home/parallels/Documents/teste/teste - teste

File Edit View Project Assignments Processing Tools Window Help

Insert Template

Language templates:

- TCL
- Verilog HDL
- VHDL
  - Full Designs
    - RAMs and ROMs
      - Single-Port RAM
      - Single-Port RAM w/ Initial Content
      - Simple Dual-Port RAM (single clock)
      - Simple Dual-Port RAM (dual clock)
      - True Dual-Port RAM (single clock)
      - True Dual-Port RAM (dual clock)
      - Mixed-Width RAM
      - Mixed-Width True Dual Port RAM
      - Byte-enabled Simple Dual Port RAM
      - Byte-enabled True Dual Port RAM
      - Single-Port ROM**
      - Dual-Port ROM
    - Shift Registers
    - State Machines
    - Arithmetic
    - Configurations
  - Constructs
  - VHDL 2008 Constructs
  - Logic
  - Synthesis Attributes
  - Altera Primitives

Preview:

```
-- Quartus II VHDL Template
-- Single-Port ROM

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity single_port_rom is
    generic
    (
        DATA_WIDTH : integer := 32;
        ADDR_WIDTH  : integer := 8;
    );
    port
    (
        clk      : in std_logic;
        addr     : in std_logic_vector(ADDR_WIDTH-1 downto 0);
        q        : out std_logic_vector(DATA_WIDTH-1 downto 0);
    );
end entity;

architecture rtl of single_port_rom is

    -- Build a 2-D array
    subtype word_t is std_logic_vector(DATA_WIDTH-1 downto 0);
    type memory_t is array (std_logic_vector(ADDR_WIDTH-1 downto 0) range 0 to 2**ADDR_WIDTH-1) of word_t;

    function init_rom
    return memory_t;
    variable tmp : memory_t;
begin
```

```
-- Quartus II VHDL Template  
-- Single-Port ROM
```

```
library ieee;  
use ieee.std_logic_1164.all;  
use ieee.numeric_std.all;
```

```
entity single_port_rom is
```

```
    generic  
    (  
        DATA_WIDTH : natural := 8;  
        ADDR_WIDTH  : natural := 8  
    );  
  
    port  
    (  
        clk      : in std_logic;  
        addr     : in natural range 0 to 2**ADDR_WIDTH - 1;  
        q        : out std_logic_vector((DATA_WIDTH - 1) downto 0)  
    );
```

```
end entity;
```

architecture rtl of single\_port\_rom is

-- Build a 2-D array type for the ROM

subtype word\_t is std\_logic\_vector((DATA\_WIDTH-1) downto 0);

type memory\_t is array(2\*\*ADDR\_WIDTH-1 downto 0) of word\_t;

function init\_rom

return memory\_t is

variable tmp : memory\_t := (others => (others => '0'));

begin

for addr\_pos in 0 to 2\*\*ADDR\_WIDTH - 1 loop

-- Initialize each address with the address itself

tmp(addr\_pos) := std\_logic\_vector(to\_unsigned(addr\_pos,

DATA\_WIDTH));

end loop;

return tmp;

end init\_rom;

-- Declare the ROM signal and specify a default value.

-- Quartus II will create a memory initialization file (.mif) based on the default value.

signal rom : memory\_t := init\_rom;

begin

process(clk)

begin

if(rising\_edge(clk)) then

q <= rom(addr);

end if;




end process;

end rtl;



## ***Outros templates de descrições em Quartus II***

# Quartus II – Templates de descrições VHDL com processos



# Basic Positive Edge Register with Asynchronous Reset and Clock Enable

---

```
process (<clock_signal>, <reset>)
begin
    -- Reset whenever the reset signal goes low, regardless
    -- of the clock or the clock enable
    if (<reset> = '0') then
        <register_variable> <= '0';
    -- If not resetting, and the clock signal is enabled,
    -- update the register output on the clock's rising edge
    elsif (rising_edge(<clock_signal>)) then
        if (<clock_enable> = '1') then
            <register_variable> <= <data>;
        end if;
    end if;
end process;
```

# Basic Positive Edge Register with Asynchronous Reset

```
process (CLK, RST)
begin
```

```
-- Reset whenever the reset signal goes low, regardless
-- of the clock
```

```
if (RST = '0') then
```

```
    Q <= '0';
```

```
-- If not resetting update the register output
```


```
-- on the clock's rising edge
```

```
elsif (CLK'event and CLK = '1') then
```

```
    Q <= D;
```

```
end if;
```

```
end process;
```



# Binary counter (1/2)

---

-- Binary counter

library ieee;

use ieee.std\_logic\_1164.all;

use ieee.numeric\_std.all;

entity binary\_counter is

  generic (MIN\_COUNT : natural := 0;  
          MAX\_COUNT : natural := 255);

  port (

    clk      : in std\_logic;

    reset    : in std\_logic;

    enable   : in std\_logic;

    q: out integer range MIN\_COUNT to MAX\_COUNT  
  );

end entity;

# Binary counter (2/2)

---

architecture rtl of binary\_cunter is  
begin

    process (clk)

        variable cnt: integer range MIN\_COUNT to MAX\_COUNT;

    begin

        if (rising\_edge(clk)) then

            if (reset = '1') then

                -- Reset counter to 0

                cnt := 0;

            elsif enable = '1' then

                cnt := cnt + 1;

            end if;

        end if;

        -- Output the current count

        q <= cnt;

    end process;

end rtl;

# Basic Shift Register with Asynchronous Reset (1/2)

---

-- One-bit wide, N-bit long shift register with asynchronous reset

library ieee;

use ieee.std\_logic\_1164.all;

entity basic\_shift\_register\_asynchronous\_reset is

generic ( NUM\_STAGES : natural := 256 );

port ( clk : in std\_logic;  
enable : in std\_logic;  
reset : in std\_logic;  
sr\_in : in std\_logic;  
sr\_out : out std\_logic  
);

end entity;

# Basic Shift Register with Asynchronous Reset (2/2)

```
architecture rtl of basic_shift_register_asynchronous_reset is
    type sr_length is array ((NUM_STAGES-1) downto 0) of std_logic;
    signal sr: sr_length;           -- Declare the shift register
begin
    process (clk, reset)
    begin
        if (reset = '1') then
            sr <= (others => '0');
        elsif (rising_edge(clk)) then
            if (enable = '1') then
                -- Shift data by one stage; data from last stage is lost
                sr((NUM_STAGES-1) downto 1) <= sr((NUM_STAGES-2) downto 0);
                sr(0) <= sr_in;
            end if;
        end if;
    end process;
    sr_out <= sr(NUM_STAGES-1);
end rtl;
```



# Four-State Mealy State Machine (1/5)

---

- A Mealy machine has outputs that depend on both the state and the
- inputs. When the inputs change, the outputs are updated immediately,
- without waiting for a clock edge. The outputs can be written more than
- once per state or per clock cycle.

```
library ieee;
```

```
use ieee.std_logic_1164.all;
```

```
entity four_state_mealy_state_machine is
```

```
port (
```

```
    clk      : in std_logic;
```

```
    input    : in std_logic;
```

```
    reset    : in std_logic;
```

```
    output   : out std_logic_vector (1 downto 0)
```

```
);
```

```
end entity;
```

# Four-State Mealy State Machine (2/5)

**architecture** rtl **of** four\_state\_mealy\_state\_machine **is**

-- Build an enumerated type for the state machine

**type** state\_type **is** (s0, s1, s2, s3);

**signal** state : state\_type;      -- Register to hold the current state

**begin**

**process** (clk, reset)

**begin**

**if** (reset = '1') **then**

            state <= s0;

**elsif** (rising\_edge(clk)) **then**

        -- Determine the next state synchronously, based on

        -- the current state and the input

**case** state **is**

**when** s0 =>

**if** input = '1' **then**      state <= s1;

**else**                      state <= s0;

**end if**;

# Four-State Mealy State Machine (3/5)

---

```
when s1 =>
    if input = '1' then state <= s2;
    else                state <= s1;
    end if;
when s2 =>
    if input = '1' then state <= s3;
    else                state <= s2;
    end if;
when s3 =>
    if input = '1' then state <= s3;
    else                state <= s1;
    end if;
end case;
end if;
end process;
```

# Four-State Mealy State Machine (4/5)

---

- Determine the output based only on the current state
- and the input (do not wait for a clock edge).

```
process (state, input)
begin
    case state is
        when s0 =>
            if input = '1' then
                output <= "00";
            else
                output <= "01";
            end if;
```

# Four-State Mealy State Machine (5/5)

---

```
when s1 =>
    if input = '1' then    output <= "01";
    else                  output <= "11";
    end if;
when s2 =>
    if input = '1' then    output <= "10";
    else                  output <= "10";
    end if;
when s3 =>
    if input = '1' then    output <= "11";
    else                  output <= "10";
    end if;
end case;
end process;
end rtl;
```

# Four-State Moore State Machine (1/4)

---

- A Moore machine's outputs are dependent only on the current state.
- The output is written only when the state changes. (State transitions are synchronous.)

```
library ieee;
```

```
use ieee.std_logic_1164.all;
```

```
entity four_state_moore_state_machine is  
  port (
```

```
    clk      : in std_logic;
```

```
    input    : in std_logic;
```

```
    reset    : in std_logic;
```

```
    output   : out std_logic_vector (1 downto 0)  
  );
```

```
end entity;
```

# Four-State Moore State Machine (2/4)

```
architecture rtl of four_state_moore_state_machine is  
    -- Build an enumerated type for the state machine  
    type state_type is (s0, s1, s2, s3);  
    signal state : state_type;      -- Register to hold the current state  
begin  
    process (clk, reset)  
    begin  
        if (reset = '1') then  
            state <= s0;  
        elsif (rising_edge(clk)) then  
            -- Determine the next state synchronously, based on  
            -- the current state and the input  
            case state is  
                when s0 =>  
                    if input = '1' then    state <= s1;  
                    else                  state <= s0;  
                    end if;
```

# Four-State Moore State Machine (3/4)

---

```
when s1 =>
    if input = '1' then state <= s2;
    else                 state <= s1;
    end if;
when s2 =>
    if input = '1' then state <= s3;
    else                 state <= s2;
    end if;
when s3 =>
    if input = '1' then state <= s3;
    else                 state <= s1;
    end if;
end case;
end if;
end process;
```



# Four-State Moore State Machine (4/4)

---

-- Output depends solely on the current state.

```
process (state, input)
begin
    case state is
        when s0 =>
            output <= "00";
        when s1 =>
            output <= "01";
        when s2 =>
            output <= "10";
        when s3 =>
            output <= "11";
    end case;
end process;
end rtl;
```

# Single-port RAM with initial contents (1/4)

-- Single-port RAM with single read/write address and initial contents

library ieee;

use ieee.std\_logic\_1164.all;

use ieee.numeric\_std.all ;

entity single\_port\_ram\_with\_init is

generic (DATA\_WIDTH : natural := 8;

ADDR\_WIDTH : natural := 6);

port (

clk : in std\_logic;

addr: in natural range 0 to 2\*\*ADDR\_WIDTH - 1;

data: in std\_logic\_vector((DATA\_WIDTH-1) downto 0);

we : in std\_logic := '1';

q : out std\_logic\_vector((DATA\_WIDTH -1) downto 0)  
);

end single\_port\_ram\_with\_init;

# Single-port RAM with initial contents (2/4)

---

**architecture** rtl **of** single\_port\_ram\_with\_init **is**

-- Build a 2-D array type for the RAM

subtype word\_t is std\_logic\_vector((DATA\_WIDTH-1) downto 0);  
type memory\_t is array(2\*\*ADDR\_WIDTH-1 downto 0) of word\_t;

function init\_ram return memory\_t is

    variable tmp : memory\_t := (others => (others => '0'));

begin

    for addr\_pos in 0 to 2\*\*ADDR\_WIDTH - 1 loop

        -- Initialize each address with the address itself

        tmp(addr\_pos) := std\_logic\_vector(to\_unsigned(addr\_pos,  
                                                            DATA\_WIDTH));

    end loop;

    return tmp;

end init\_ram;

# Single-port RAM with initial contents (3/4)

---

- Declare the RAM signal and specify a default value.
- Quartus II will create a memory initialization file (.mif) based on
- the default value.

```
signal ram : memory_t := init_ram;
```

- Register to hold the address

```
signal addr_reg : natural range 0 to 2**ADDR_WIDTH-1;
```

# Single-port RAM with initial contents (4/4)

---

```
begin
    process(clk)
    begin
        if (rising_edge(clk)) then
            if (we = '1') then
                ram(addr) <= data;
            end if;
            -- Register the address for reading
            addr_reg <= addr;
        end if;
    end process;
    q <= ram(addr_reg);
end rtl;
```