


Translation map




2) Infinite amount of mem
(usability)




- no concerns on the availability
- exact location.

3) Sharing



Cpu access






1) stored initially on "disk" in the form of "files"


2)

process

Instructions & data
loaded in
in

Address space






First fit:

Free list: $(1000, 2000) \rightarrow (4,000, 5,000) \rightarrow (10,000, 1,000)$

Best: $(1000, 2000) \rightarrow (4,000, 5,000) \rightarrow (10,000, 1,000)$

Worst: $(1,000, 2,000) \rightarrow (4,000, 5,000) \rightarrow (10,000, 1,000)$




Total: 2000 bytes

request r : if $r = 1500$, $\left. \begin{matrix} 1000 < r < 2000 \\ 500 \end{matrix} \right\}$

fragmentation \leftarrow Continuous allocation
 Variations sites
 Compactify

$$S \neq n \cdot P$$

$$\left\lceil \frac{S}{P} \right\rceil = n$$



$$P = 4KB$$

~~process~~

process 1

process 2

20KB

32KB

$n=5$

$n=8$

process 2 terminates

process 1 arrives,

P_1 can use

the mem what P_2 just used

page size 4KB in logical address space

frame w/ equal size (4KB) in phys mem.

physical mem 1GB

$$\frac{1 \text{ GB}}{4 \text{ KB}} = \frac{1 \text{ K} \cdot 1 \text{ Mn}}{4 \text{ KB}} = 256 \text{ K}$$

$$= \frac{1 \text{ K} \cdot 1 \text{ K} \cdot 1 \text{ Kb}}{4 \text{ KB}}$$

$$= \frac{1 \text{ K} \cdot 256 \cdot 4 \cdot 1 \text{ Kb}}{4 \text{ KB}}$$

4KB page size

physical mem 4MB
in total there are
1K frames.

a process size of 512KB

then it has $\frac{512 \text{ KB}}{4 \text{ KB}} = 128$
pages.

Contiguous Allocation

OS maintains

- 1) Where in the phy mem, & how large is allocated to which process?
- 2) list of free partitions
(start, size)

Paging

OS will use

- 1) page table
- 2) bitmap to represent the free mem




4MB phy mem w/ page size of 4KB

So we need 256K bits

32K Bytes

17 page



page size = 4KB

process size = # of pages *
page size

if $N = 64$ then


process size: $4 \text{ KB} * 64$
 $= 256 \text{ KB}$

convert decimal # into binary format

$\log_2 N$ $N=64$ 2^6 6 bits to represent



two page #

0	000000
1	000001
...	...
64-1 = 63	111111



M = 4KB
we need \log_2^{4K}
= 12

0	...	0000 0000 0000
1	...	0000 0000 0001
2	...	0000 0000 0010
...
4095	$2^{12}-1$	1111 1111 1111




1) page size = 2^n 32bits address


- if $n = 12 \Rightarrow$ page size = 4KB first 20 bits
- $n = 10 \Rightarrow$ page size = 1KB first 22 bits


MMU Queries Page table

P#	F#
p	f



1) page size = 4096 bytes





pages = 16

6 bits address

0101 | 01

p = 0101 (5) d = 01 (1)

2) page size = 8 bytes

010 | 01

p = 010 (2) d = 101 (5)

OS's View on mem

1) used mem ←

2) free mem

bit map

Page Table 1



PT2 ...



* page table is stored in mem.

access to the page table

— Access to mem

— " " register. ✓

CPU → MMU



page table (mem)




using logical address (P)


1) access P.T. to get frame#

2) access Mem according to the

physical address



2.8



X (1 CPU cycle)

Y

Z (several)

X < Y < Z

if we could move data into Cache then
~~the~~ reference time

$$\text{is } Y + Z < 2 \cdot Z$$

if \underbrace{Y} is 10% Z

the improvement is

$$\frac{2 - 1.1}{2} = \frac{0.9}{2} = 45\%$$

Hierarchical P.T.


process size: } determine the size of
page size: } page table

$$\text{page size} = 4\text{KB}$$

$$\text{process size} = 1\text{MB}$$

the # of pages this process has

$$= \frac{1\text{MB}}{4\text{KB}} = 256$$



if ~~we~~ the system uses
4 Bytes for each page
Table entry,

then page Table would need

$$256 \times 4\text{Bytes} = 1\text{KB}$$

to store.

p₁

if process is 64MB

$$\frac{64\text{MB}}{4\text{KB}} = 16\text{K pages,}$$

the size of page table is $16\text{K} \times 4 = \underline{\underline{64\text{KB}}}$

the size of page table is $16K \times 4 = 64KB$

$P_3 : 128KB$

$P_6 : 512KB$

logical wise # of pages is $2^{22} \leftarrow ?$
page size = $4KB$
 $= \frac{4M}{4KB} = 1024$ pages

then page Table would need

$$4M \times 4 \text{ Bytes} / \text{P.T.E} = 16MB$$

1KB per page

$$\frac{16MB (\text{page Table})}{1KB (\text{per page size})}$$

$$= 16K \text{ pages}$$

$$\text{we need } (2^{14} = 16K)$$

14 bits to represent the p#

Exercise: page size 4KB

32bit system

if we use two level Hierarchical structure to manage the page table,

What is length of P_1 , P_2 and P_3

1) if page size is 4KB then

of bits for offset is 12

A) 10


B) 12

C) 14

$$2^{12} = 4K$$

1 KB
offset
bits

U6mR



$$2^{20} = 1 \text{ M pages}$$

So the page table size is


$$1 \text{ M} \times 4 \text{ bytes/p.t.e.} = \underline{\underline{4 \text{ MB}}}$$

to store the page table in pages

$$\frac{4 \text{ MB}}{4 \text{ Kb}} = 1 \text{ K pages}$$

We need 10 bits ($2^{10} = 1$)

to represent each page of




$z + z + z$
 ↑ ↑ ← min for data/ins
 Search in the inner P.T.
 outer page table

$y + z$ ← mem access time.


cache access time:

speed up $z \cdot z \rightarrow y$

process 1



process 2



↳

structure

