



UNIVERSITÀ DI PISA

MSc in Computer Engineering
Electronics and Communication Systems

Calculation of fo Coefficient

STUDENT:

Fabrizio Lanzillo

[https://github.com/FabrizioLanzillo/
Image-Elaboration-fo-Coefficient-Calculator](https://github.com/FabrizioLanzillo/Image-Elaboration-fo-Coefficient-Calculator)

Academic Year 2023-2024

Contents

1	Introduction	2
1.1	Specifications	2
1.2	Possible Architectures	3
2	Architecture Description	5
3	VHDL Component implementation	7
3.1	ControlUnit.vhd	7
3.2	ROM.vhd	10
3.3	DFF_N.vhd	12
3.4	FoCalculator.vhd	13
3.5	ImageElaborationSystem.vhd	17
4	Test-plan and Testbenches	20
4.1	ROM Testbench	20
4.2	Control Unit Testbench	20
4.3	Fo Testbench and Image Elaboration System Testbench	27
5	Synthesis and Implementation	29
5.1	Synthesis Result	30
5.2	Implementation Results and Timings	30
5.3	Resource Utilization	32
5.4	Power Consumption	32
5.5	DRC Violation	33
6	Conclusions	34

Chapter 1

Introduction

1.1 Specifications


In an image elaboration system, it is necessary to calculate the f_o coefficient:

$$f_o = \alpha \cdot y(i-1, j) + (1 - \alpha) \cdot y(i, j)$$

where:

- $y(i-1, j)$ and $y(i, j)$ are pixels of the matrix y , which represents an image;
- α is a parameter chosen by the user. $\alpha \in (0, 1)$

It is required to design a digital circuit for implementing such operation. 10-bits are sufficient to represent α in 7.3 fixed-point arithmetic. The output f_o is represented in $N.3$ fixed-point arithmetic, where N must be chosen accordingly to the dynamic of the output (to be studied). The interface of the circuit to be designed is as follows:



Pixels' values are read from a ROM containing all matrix elements. Only one pixel per cycle can be read from the ROM. The f_o calculation circuit must autonomously read the pixels from memory to provide the output.

You are requested to deal with the various possible error situations, documenting the choices made. In particular, it is necessary to take into consideration:

- Pixel order in ROM
- Values of pixels and alpha out of specifications

The final project report must contain:

- Introduction (circuit description, possible applications, possible architectures, etc.)
- Description of the architecture designed (block diagram, inputs/outputs, etc.)
- VHDL code (with detailed comments) to be attached to the report.
- Test strategy (Test-plan) and related Testbench for verification; a detailed, though not exhaustive, verification is required, including error situations and borderline cases of functioning
- Interpretation of the results obtained in the automatic synthesis/implementation on a Xilinx FPGA platform in terms of maximum clock frequency (critical path), elements used (slice, LUT, etc.) and estimated power consumption. Comment on any warning messages.
- Conclusions

1.2 Possible Architectures

In the circuit design, the specification indicates to represent the α **parameter** with a decimal precision of 10 bits using **Fixed-Point arithmetic**.

Also, the **output** fo should be represented using the **fixed-point arithmetic** on $N.3$ **bits**, where the 3 represents the number of bits of the decimal part and N must be chosen accordingly to the dynamic of the output.

However, this specification has some criticisms. If α is represented with a decimal precision of 10 bits, the resulting output fo would require a representation on a number of bits at least equal to 10 to maintain the same precision.

To overcome these criticisms, it was decided to **represent α on 3 bits**, with **all 3 bits** used for the **decimal part**. This allowed to maximize the sensitivity of the decimal part given the 3-bit limitation of the fo output.

In the context of the digital circuit design, the representation of α required special attention. α is a decimal number that is represented using fixed point arithmetic over 3 bits.

From the physical point of view of the circuit, however, the **input is always a sequence of 3 bits**.

In order to make the calculation of fo easier α was converted from a decimal number represented by fixed-point arithmetic to a non-negative integer (unsigned).

This conversion process is critical because, in practice, **we are the ones giving meaning to the bit sequence by deciding where to place the decimal point**. In other words, what we are doing is mapping the decimal representation of α into a bit sequence that the circuit can handle.

Once α has been converted to a non-negative integer, its binary representation is used to compute fo so that the circuit produces a sequence of bits that, when interpreted with fixed-point arithmetic, matches the desired value of fo .

This step required **changing the formula of the f_o coefficient in order to calculate f_o as unsigned.**

In the **original formula**, α is multiplied by previous pixel ($y(i-1, j)$) and $(1-\alpha)$ is multiplied by current pixel ($y(i, j)$).

In the **modified formula**, the value of α that multiplies previous pixel must be multiplied by 2^3 , and so consequently the same thing must be done for the term $(1-\alpha)$ that multiplies pixel. So the new formula becomes:

$$f_{ous} = \alpha_{us} \cdot y(i-1, j) + (1 * 2^3 - \alpha_{us}) \cdot y(i, j)$$

The number of bits of the f_{ous} output is evaluated according to the given formula, that involves a sum of multiplications of the same type of elements.

Having chosen to represent α on 3 bits, we have the multiplication of these 3 bits by the pixel value, which is on 8 bits, which brings the result of this multiplication on 11 bits.

Then we have the sum of two 11 bit values, which brings **the total number of bits of the f_{ous} output to 12.**


As mentioned previously, the specifications state that the f_{ous} output should be represented using fixed-point arithmetic on N.3 bits, where 3 represents the number of bits of the decimal part and N should be chosen according to the dynamics of the output.

So based on the previous calculation **N is then equal to 9.**

Chapter 2

Architecture Description

The implemented architecture is the following:



The **Image Elaboration System** is composed by 2 sub-components:

- the **ROM** component: That is used as a LUT in order to retrieve the pixels' values of the images;
- the **Fo Calculator** component: which is responsible for calculating the value of fo , taking as input the pixels obtained from the ROM.

The **Fo Calculator** component is further composed of:

- the **Control Unit** component: which implements the combinatory logic of calculating the coefficient fo ;
- **6 Registers**: there are input and output registers in order to have a finite and optimized critical path.

In the detail of **Registers**, we have:

- 2 registers that hold the **value of indexes i and j**, which are used to read the pixels in the ROM;
- 2 registers that hold the **values of the pixel and the previous pixel**. To make sure that **only one pixel per cycle can be read from the ROM**, we **connected these two registers in cascade**;
- the register that holds the fo **output value** for one clock cycle;
- the register that holds the **alpha value** chosen by the user.

Chapter 3

VHDL Component implementation

3.1 ControlUnit.vhd

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
4
5 -----
6 -- Entity
7 -----
8
9 entity ControlUnit is
10     generic (
11         NBitAlpha :      natural := 3;
12         NBitPixelValue : natural := 8;
13         NRow :          natural := 4;
14         NBitRow :       natural := 2;
15         NBitCol :       natural := 2;
16         NCol :          natural := 4;
17         -- The # of bits of the output is evaluated from the given formula
18         -- where we have the multiplication of the 3 bits of alpha
19         -- by the pixel value over 8 bits resulting in 11 bits
20         -- next we have the sum of the same quantity so the total bits become
21         12
22         NbitFo :        natural := 12
23     );
24     port (
25         ----- input -----
26         alpha : in std_logic_vector(NBitAlpha-1 downto 0);
27         pixel : in std_logic_vector(NBitPixelValue-1 downto 0);
28         previous_pixel : in std_logic_vector(NBitPixelValue-1 downto 0);
29         i_current_value : in std_logic_vector(NBitRow-1 downto 0);
30         j_current_value : in std_logic_vector(NBitCol-1 downto 0);
31
32         ----- output -----
33         i_next_value : out std_logic_vector(NBitRow-1 downto 0);
34         j_next_value : out std_logic_vector(NBitCol-1 downto 0);
```



```

34         fo : out std_logic_vector(NbitFo-1 downto 0)
35     );
36 end entity ControlUnit;
37
38 -----
39 -- Architecture
40 -----
41
42 architecture behavioral of ControlUnit is
43     signal i_s : std_logic_vector(NBitRow-1 downto 0);
44     signal j_s : std_logic_vector(NBitCol-1 downto 0);
45     signal fo_s : std_logic_vector(NbitFo-1 downto 0);
46
47 begin
48     CU_PROC: process(i_current_value, j_current_value, alpha, pixel,
49         previous_pixel)
50     begin
51         -- check if the index of the row is not greater than the number of
52         rows
53         if(to_integer(unsigned(i_current_value)) <= (NRow-1)) then
54             -- check if we are reading the pixel of the first row
55             -- in this case we return as fo the zero value
56             -- because there is not a previous pixel
57             if(to_integer(unsigned(i_current_value)) = 0) then
58                 -- we assign fo the default value of zero
59                 fo_s <= (others => '0');
60                 -- increment of the row value
61                 i_s <= std_logic_vector(resize(unsigned(i_current_value) +1,
62                     NBitRow));
63                 j_s <= j_current_value;
64             else
65                 -- if we are in a row greater than zero we have the previous
66                 pixel
67                 -- we can compute fo
68                 fo_s <= std_logic_vector(resize(unsigned(alpha) *
69                     unsigned(previous_pixel) + (8 - unsigned(alpha)) *
70                     unsigned(pixel), NbitFo));
71                 -- if we reached the final row
72                 if(to_integer(unsigned(i_current_value)) = (NRow-1)) then
73                     -- we reset the row index value
74                     i_s <= (others => '0');
75                     -- we check that the index of the column is not greater
76                     than the number of columns
77                     if(to_integer(unsigned(j_current_value)) < (NCol-1)) then
78                         -- we pass to the next column, by incrementing the
79                         column index value
80                         j_s <=
81                             std_logic_vector(resize(unsigned(j_current_value)
82                                 +1, NBitCol));
83                     else

```

```

75         -- we reset the column index value
76         j_s <= (others => '0');
77     end if;
78     else
79         -- if we have not reached the final row we just
            increment the
80         -- row index value without change the column one
81         i_s <= std_logic_vector(resize(unsigned(i_current_value)
            +1, NBitRow));
82         j_s <= j_current_value;
83     end if;
84 end if;
85
86 else
87     fo_s <= (others => '0');
88     i_s <= (others => '0');
89     j_s <= (others => '0');
90 end if;
91
92 end process;
93
94 -- assignment to the output value the signals
95 i_next_value <= i_s;
96 j_next_value <= j_s;
97 fo <= fo_s;
98 end architecture behavioral;

```

This component is the **core of the calculation of the fo coefficient**; it is also **responsible for the increment logic of the i and j indices** that are necessary to retrieve the pixel from the ROM.

3.2 ROM.vhd

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  -----
6  -- Entity
7  -----
8
9  entity ROM is
10     generic (
11         Npixel : natural := 4;
12         NBitPixelValue: natural := 8;
13         NBitRow : natural := 2;
14         NBitCol : natural := 2
15     );
16     port (
17         ----- input -----
18         -- i is the counter of the row of the matrix
19         i : in std_logic_vector(NBitRow-1 downto 0);
20         -- j is the counter of the row of the matrix
21         j : in std_logic_vector(NBitCol-1 downto 0);
22
23         ----- output -----
24         pixel : out std_logic_vector(NBitPixelValue-1 downto 0)
25     );
26 end entity ROM;
27
28 -----
29 -- Architecture
30 -----
31
32 architecture dataflow of ROM is
33     signal pixel_addr_int : integer range 0 to Npixel*Npixel-1;
34     -- Type definition for the ROM array
35     type rom_array_t is array (0 to Npixel*Npixel-1) of
36         unsigned(NBitPixelValue-1 downto 0);
37     -- Constant ROM array with predefined values, these are the pixel value
38     -- who have been generated randomly
39     constant rom : rom_array_t := (
40         x"FF", x"AA", x"55", x"33", -- first column 4 values
41         x"11", x"22", x"33", x"44", -- next column 4 values
42         x"66", x"77", x"88", x"99", -- next column 4 values
43         x"BB", x"CC", x"DD", x"EE" -- last column 4 values
44     );
45 begin
46     -- we use the row index and the column index to access the relative
47     address of the pixel value
```

```
47     pixel_addr_int <= to_integer(unsigned(j)*to_unsigned(Npixel,3) +
        unsigned(i));
48     -- we use the address to index the pixel value in the ROM array
49     -- we assign it to the output port
50     pixel <= std_logic_vector(rom(pixel_addr_int));
51
52 end architecture;
```

As anticipated earlier the ROM is implemented as a LUT and the main elements are explained in the comments of the vhdl code.

The pixels' matrix of the image is generated randomly.

3.3 DFF_N.vhd

```
1  library IEEE;
2  use IEEE.std_logic_1164.all;
3  use IEEE.std_logic_unsigned.all;
4  use IEEE.NUMERIC_STD.all;
5
6  -----
7  -- Entity
8  -----
9
10 entity DFF_N is
11     generic (NBit : natural := 8);
12     port (
13         ----- input -----
14         clk      : in std_logic;
15         a_rst_n  : in std_logic;
16         en       : in std_logic;
17         D        : in std_logic_vector(NBit - 1 downto 0);
18
19         ----- output -----
20         Q        : out std_logic_vector(NBit - 1 downto 0)
21     );
22 end DFF_N;
23
24 -----
25 -- Architecture
26 -----
27
28 architecture rtl of DFF_N is
29
30 begin
31     -- flip-flop sequential logic, asynchronous reset
32     DFF_N_PROC: process(clk, a_rst_n)
33     begin
34         if(a_rst_n = '0') then
35             Q <= (others => '0');
36         elsif(rising_edge(clk)) then
37             if(en = '1') then
38                 Q <= D;
39             end if;
40         end if;
41     end process;
42 end rtl;
```

3.4 FoCalculator.vhd

```
1  library IEEE;
2  use IEEE.std_logic_1164.all;
3  use IEEE.std_logic_unsigned.all;
4  use IEEE.NUMERIC_STD.all;
5
6  -----
7  -- Entity
8  -----
9
10 entity FoCalculator is
11     generic (
12         NBitAlpha :    natural := 3;
13         NBitPixelValue: natural := 8;
14         NRow :        natural := 4;
15         NBitRow :     natural := 2;
16         NBitCol :     natural := 2;
17         NCol :        natural := 4;
18         NBitFo :      natural := 12
19     );
20     port (
21         ----- input -----
22         clk          : in std_logic;
23         a_rst_n       : in std_logic;
24         pixel         : in std_logic_vector(7 downto 0);
25         alpha         : in std_logic_vector(NBitAlpha-1 downto 0);
26
27         ----- output -----
28         i_next_value  : out std_logic_vector(NBitRow-1 downto 0);
29         j_next_value  : out std_logic_vector(NBitCol-1 downto 0);
30         fo : out std_logic_vector(NBitFo-1 downto 0)
31     );
32 end FoCalculator;
33
34 -----
35 -- Architecture
36 -----
37
38 architecture rtl of FoCalculator is
39     -----
40     -- Signals
41     -----
42     ----- input -----
43     signal alpha_in_ext : std_logic_vector(NBitAlpha-1 downto 0);
44     signal pixel_in_ext : std_logic_vector(NBitPixelValue-1 downto 0);
45     signal previous_pixel_in_ext : std_logic_vector(NBitPixelValue-1 downto 0);
46     signal i_current_value_in_ext : std_logic_vector(NBitRow-1 downto 0);
47     signal j_current_value_in_ext : std_logic_vector(NBitCol-1 downto 0);
48
49     ----- output -----
```

```

50 signal i_next_value_out_ext : std_logic_vector(NBitRow-1 downto 0);
51 signal j_next_value_out_ext : std_logic_vector(NBitCol-1 downto 0);
52 signal fo_out_ext : std_logic_vector(11 downto 0);
53
54 -----
55 -- Costants
56 -----
57 constant one : std_logic := '1';
58
59 -----
60 -- DFF_N Component
61 -----
62
63 component DFF_N
64     generic (NBit : positive := 8);
65     port (
66         clk      : in std_logic;
67         a_rst_n   : in std_logic;
68         en        : in std_logic;
69         D         : in std_logic_vector(NBit - 1 downto 0);
70         Q         : out std_logic_vector(NBit - 1 downto 0)
71     );
72 end component;
73
74 -----
75 -- ControlUnit Component
76 -----
77 component ControlUnit
78     generic (
79         NBitAlpha : natural := 3;
80         NBitPixelValue : natural := 8;
81         NRow : natural := 4;
82         NBitRow : natural := 2;
83         NBitCol : natural := 2;
84         NCol : natural := 4;
85         NbitFo : natural := 12
86     );
87     port (
88         ----- input -----
89         alpha : in std_logic_vector(NBitAlpha-1 downto 0);
90         pixel : in std_logic_vector(NBitPixelValue-1 downto 0);
91         previous_pixel : in std_logic_vector(NBitPixelValue-1 downto 0);
92         i_current_value : in std_logic_vector(NBitRow-1 downto 0);
93         j_current_value : in std_logic_vector(NBitCol-1 downto 0);
94
95         ----- output -----
96         i_next_value : out std_logic_vector(NBitRow-1 downto 0);
97         j_next_value : out std_logic_vector(NBitCol-1 downto 0);
98         fo : out std_logic_vector(NbitFo-1 downto 0)
99     );
100 end component;

```

```

101
102 begin
103
104     -- Register for the new pixel
105     REG_NEW_PIXEL: DFF_N
106         generic map (NBit => NBitPixelValue)
107         port map(
108             clk      => clk,
109             a_rst_n  => a_rst_n,
110             en       => one,
111             D        => pixel,
112             Q        => pixel_in_ext
113         );
114
115     -- Register for the old pixel
116     REG_OLD_PIXEL: DFF_N
117         generic map (NBit => NBitPixelValue)
118         port map(
119             clk      => clk,
120             a_rst_n  => a_rst_n,
121             en       => one,
122             D        => pixel_in_ext,
123             Q        => previous_pixel_in_ext
124         );
125
126     -- Register for the row index value
127     REG_ROW: DFF_N
128         generic map (NBit => NBitRow)
129         port map(
130             clk      => clk,
131             a_rst_n  => a_rst_n,
132             en       => one,
133             D        => i_next_value_out_ext,
134             Q        => i_current_value_in_ext
135         );
136
137     -- Register for the column index value
138     REG_COL: DFF_N
139         generic map (NBit => NbitCol)
140         port map(
141             clk      => clk,
142             a_rst_n  => a_rst_n,
143             en       => one,
144             D        => j_next_value_out_ext,
145             Q        => j_current_value_in_ext
146         );
147
148     -- Register for the alpha value
149     REG_ALPHA: DFF_N
150         generic map (NBit => NBitAlpha)
151         port map(

```



```

152         clk      => clk,
153         a_rst_n => a_rst_n,
154         en       => one,
155         D        => alpha,
156         Q        => alpha_in_ext
157     );
158
159     -- Register for the fo output value
160     REG_FO: DFF_N
161     generic map (NBit => NBitFo)
162     port map(
163         clk      => clk,
164         a_rst_n => a_rst_n,
165         en       => one,
166         D        => fo_out_ext,
167         Q        => fo
168     );
169
170     -- Control Unit component
171     CONTROL_UNIT: ControlUnit
172     generic map (
173         NBitAlpha => NBitAlpha,
174         NBitPixelValue => NBitPixelValue,
175         NRow => NRow,
176         NBitRow => NBitRow,
177         NBitCol => NBitCol,
178         NCol => NCol,
179         NbitFo => NbitFo
180     )
181     port map(
182         alpha => alpha_in_ext,
183         pixel => pixel_in_ext,
184         previous_pixel => previous_pixel_in_ext,
185         i_current_value => i_current_value_in_ext,
186         j_current_value => j_current_value_in_ext,
187
188         i_next_value => i_next_value_out_ext,
189         j_next_value => j_next_value_out_ext,
190         fo => fo_out_ext
191     );
192
193     -- assignment of the output port that are connected with the rom
194     i_next_value <= i_current_value_in_ext;
195     j_next_value <= j_current_value_in_ext;
196 end rtl;

```

This component contains the control unit and the registers for the various inputs and outputs of the control unit.

3.5 ImageElaborationSystem.vhd

```
1  library IEEE;
2  use IEEE.std_logic_1164.all;
3  use IEEE.std_logic_unsigned.all;
4  use IEEE.numeric_std.all;
5
6  -----
7  -- Entity
8  -----
9  entity ImageElaborationSystem is
10     generic (
11         NBitAlpha :    natural := 3;
12         NBitFo :      natural := 12;
13         NBitPixelValue: natural := 8;
14         NRow :        natural := 4;
15         NBitRow :      natural := 2;
16         NBitCol :      natural := 2;
17         NCol :        natural := 4;
18         Npixel :      natural := 4
19     );
20     port (
21         ----- input -----
22         clk      : in std_logic;
23         a_rst_n  : in std_logic;
24         alpha    : in std_logic_vector(NBitAlpha-1 downto 0);
25
26         ----- output -----
27         fo : out std_logic_vector(NBitFo-1 downto 0)
28     );
29 end ImageElaborationSystem;
30
31 -----
32 -- Architecture
33 -----
34
35 architecture rtl of ImageElaborationSystem is
36
37     -----
38     -- FoCalculator Component
39     -----
40     component FoCalculator
41         generic (
42             NBitAlpha :    natural := 3;
43             NBitPixelValue: natural := 8;
44             NRow :        natural := 4;
45             NBitRow :      natural := 2;
46             NBitCol :      natural := 2;
47             NCol :        natural := 4;
48             NBitFo :      natural := 12
49         );
```

```

50     port (
51         ----- input -----
52         clk      : in std_logic;
53         a_rst_n   : in std_logic;
54         pixel     : in std_logic_vector(7 downto 0);
55         alpha     : in std_logic_vector(NBitAlpha-1 downto 0);
56
57         ----- output -----
58         i_next_value : out std_logic_vector(NBitRow-1 downto 0);
59         j_next_value : out std_logic_vector(NBitCol-1 downto 0);
60         fo : out std_logic_vector(NBitFo-1 downto 0)
61     );
62 end component;
63
64 -----
65 -- ROM Component
66 -----
67 component ROM
68     generic (
69         Npixel : natural := 4;
70         NBitPixelValue: natural := 8;
71         NBitRow : natural := 2;
72         NBitCol : natural := 2
73     );
74     port (
75         ----- input -----
76         -- i is the counter of the row of the matrix
77         i : in std_logic_vector(NBitRow-1 downto 0);
78         -- j is the counter of the row of the matrix
79         j : in std_logic_vector(NBitCol-1 downto 0);
80
81         ----- output -----
82         pixel : out std_logic_vector(NBitPixelValue-1 downto 0)
83     );
84 end component;
85
86 -----
87 -- Signals
88 -----
89 signal pixel_ext : std_logic_vector(7 downto 0);
90 signal i_next_value_ext : std_logic_vector(NBitRow-1 downto 0);
91 signal j_next_value_ext : std_logic_vector(NBitCol-1 downto 0);
92
93 begin
94
95     -- Fo Calculator component
96     FO_CALCULATOR: FoCalculator
97     generic map (
98         NBitAlpha => NBitAlpha,
99         NBitPixelValue => NBitPixelValue,
100         NRow => NRow,

```

```

101         NBitRow => NBitRow,
102         NBitCol => NBitCol,
103         NCol => NCol,
104         NBitFo => NBitFo
105     )
106     port map(
107         clk => clk,
108         a_rst_n => a_rst_n,
109         pixel => pixel_ext,
110         alpha => alpha,
111
112         i_next_value => i_next_value_ext,
113         j_next_value => j_next_value_ext,
114         fo => fo
115     );
116
117     -- ROM component
118     C_ROM: ROM
119     generic map (
120         Npixel => Npixel,
121         NBitPixelValue => NBitPixelValue,
122         NBitRow => NBitRow,
123         NBitCol => NBitCol
124     )
125     port map(
126         i => i_next_value_ext,
127         j => j_next_value_ext,
128
129         pixel => pixel_ext
130     );
131
132 end rtl;


```

Finally, the ImageElaborationSystem entity contains the ROM and Fo Calculator and represents the system in its totality, it only receives as input the alpha value, the clk, and the reset providing as output the value of fo.

Test-plan and Testbenches

In the following paragraphs we will analyze each of these testbenches.

Here in the image we can see the Modelsim simulation wave:



The data obtained from this script were used in order to validate the results obtained from the Modelsim simulation and verify that they were consistent and correct.

This is the python script:
validate_control_unit_tb_results.py

```
1 import os
2 import numpy as np
3
4 def compute_fo_decimal(alpha, previous_pixel, pixel):
5     if alpha != 0:
6         return alpha * previous_pixel + (1 - alpha) * pixel
7     else:
8         return 0
9
10 def compute_fo_fixed_point_arithmetic(alpha, previous_pixel, pixel):
11     if alpha != 0:
12         return alpha * previous_pixel + (8 - alpha) * pixel
13     else:
14         return 0
15
16 def convert_decimal_to_fixed_point(decimal_number, bit_length):
17     return int(decimal_number * (2**bit_length))
18
19 def main():
20     file_path = os.path.join('.', 'conf_files', 'control_unit_input.txt')
21     with open(file_path, 'r') as f:
22         lines = f.readlines()
23         alpha_decimal = float(lines[0].strip())
24         alpha_fixed_point = convert_decimal_to_fixed_point(alpha_decimal, 3)
25         NCol = int(lines[1].strip())
26         NRow = int(lines[2].strip())
27         matrix = np.array([int(x) for x in lines[3].split(',')]).reshape(NCol,
28                                 NRow).T
29         print("-----")
30         print("[Conf]")
31         print(f"\talpha_decimal = {alpha_decimal};")
32         print(f"\talpha_fixed_point = {alpha_fixed_point};")
33         print("-----")
34         for j in range(NCol):
35             for i in range(NRow):
36                 pixel = matrix[i][j]
37                 previous_pixel = matrix[i-1][j] if i > 0 else 0
38                 if i == 0:
39                     fo_fixed_point = 0
40                     fo_decimal = 0
41                 else:
42                     fo_fixed_point =
43                         compute_fo_fixed_point_arithmetic(alpha_fixed_point,
44                                                             previous_pixel, pixel)
45                     fo_decimal = compute_fo_decimal(alpha_decimal,
46                                                         previous_pixel, pixel)
47             print("[Output Control Unit]")
48             print("IN:")
49             print(f"\ti_current_value = {i}")
```

```

46         print(f"\tj_current_value = {j}")
47         print(f"\tprevious_pixel = {previous_pixel}")
48         print(f"\tpixel = {pixel}")
49         print("OUT:")
50         print(f"\tfo_decimal = {fo_decimal}")
51         print(f"\tfo_fixed_point = {fo_fixed_point}")
52         print(f"\tfo_decimal_converted_to_fixed_point =
           {convert_decimal_to_fixed_point(fo_decimal, 3)}")
53         print(f"\tti_next_value_out_ext = {(i + 1) % NRow}")
54         print(f"\tj_next_value_out_ext = {(j + 1) % NCol if i + 1 ==
           NRow else j}")
55         print("-----")
56
57 if __name__ == "__main__":
58     main()

```

Through a configuration file, the matrix, the alpha value, and the number of rows and columns in the matrix are given to this script as input.

For example, if we provide as input to this script the matrix contained in the ROM, and an alpha value that corresponds to 0.25, we get this output:

```

1  -----
2  [Conf]
3      alpha_decimal = 0.25;
4      alpha_fixed_point = 2;
5  -----
6  [Output Control Unit]
7  IN:
8      i_current_value = 0
9      j_current_value = 0
10     previous_pixel = 0
11     pixel = 255
12  OUT:
13     fo_decimal = 0
14     fo_fixed_point = 0
15     fo_decimal_converted_to_fixed_point = 0
16     i_next_value_out_ext = 1
17     j_next_value_out_ext = 0
18  -----
19  [Output Control Unit]
20  IN:
21     i_current_value = 1
22     j_current_value = 0
23     previous_pixel = 255
24     pixel = 170
25  OUT:
26     fo_decimal = 191.25
27     fo_fixed_point = 1530
28     fo_decimal_converted_to_fixed_point = 1530
29     i_next_value_out_ext = 2

```

```

30     j_next_value_out_ext = 0
31     -----
32 [Output Control Unit]
33 IN:
34     i_current_value = 2
35     j_current_value = 0
36     previous_pixel = 170
37     pixel = 85
38 OUT:
39     fo_decimal = 106.25
40     fo_fixed_point = 850
41     fo_decimal_converted_to_fixed_point = 850
42     i_next_value_out_ext = 3
43     j_next_value_out_ext = 0
44     -----
45 [Output Control Unit]
46 IN:
47     i_current_value = 3
48     j_current_value = 0
49     previous_pixel = 85
50     pixel = 51
51 OUT:
52     fo_decimal = 59.5
53     fo_fixed_point = 476
54     fo_decimal_converted_to_fixed_point = 476
55     i_next_value_out_ext = 0
56     j_next_value_out_ext = 1
57     -----
58 [Output Control Unit]
59 IN:
60     i_current_value = 0
61     j_current_value = 1
62     previous_pixel = 0
63     pixel = 17
64 OUT:
65     fo_decimal = 0
66     fo_fixed_point = 0
67     fo_decimal_converted_to_fixed_point = 0
68     i_next_value_out_ext = 1
69     j_next_value_out_ext = 1
70     -----
71 [Output Control Unit]
72 IN:
73     i_current_value = 1
74     j_current_value = 1
75     previous_pixel = 17
76     pixel = 34
77 OUT:
78     fo_decimal = 29.75
79     fo_fixed_point = 238
80     fo_decimal_converted_to_fixed_point = 238

```



```

81     i_next_value_out_ext = 2
82     j_next_value_out_ext = 1
83 -----
84 [Output Control Unit]
85 IN:
86     i_current_value = 2
87     j_current_value = 1
88     previous_pixel = 34
89     pixel = 51
90 OUT:
91     fo_decimal = 46.75
92     fo_fixed_point = 374
93     fo_decimal_converted_to_fixed_point = 374
94     i_next_value_out_ext = 3
95     j_next_value_out_ext = 1
96 -----
97 [Output Control Unit]
98 IN:
99     i_current_value = 3
100    j_current_value = 1
101    previous_pixel = 51
102    pixel = 68
103 OUT:
104    fo_decimal = 63.75
105    fo_fixed_point = 510
106    fo_decimal_converted_to_fixed_point = 510
107    i_next_value_out_ext = 0
108    j_next_value_out_ext = 2
109 -----
110 [Output Control Unit]
111 IN:
112     i_current_value = 0
113     j_current_value = 2
114     previous_pixel = 0
115     pixel = 102
116 OUT:
117     fo_decimal = 0
118     fo_fixed_point = 0
119     fo_decimal_converted_to_fixed_point = 0
120     i_next_value_out_ext = 1
121     j_next_value_out_ext = 2
122 -----
123 [Output Control Unit]
124 IN:
125     i_current_value = 1
126     j_current_value = 2
127     previous_pixel = 102
128     pixel = 119
129 OUT:
130     fo_decimal = 114.75
131     fo_fixed_point = 918

```

```


132     fo_decimal_converted_to_fixed_point = 918
133     i_next_value_out_ext = 2
134     j_next_value_out_ext = 2
135 -----
136 [Output Control Unit]
137 IN:
138     i_current_value = 2
139     j_current_value = 2
140     previous_pixel = 119
141     pixel = 136
142 OUT:
143     fo_decimal = 131.75
144     fo_fixed_point = 1054
145     fo_decimal_converted_to_fixed_point = 1054
146     i_next_value_out_ext = 3
147     j_next_value_out_ext = 2
148 -----
149 [Output Control Unit]
150 IN:
151     i_current_value = 3
152     j_current_value = 2
153     previous_pixel = 136
154     pixel = 153
155 OUT:
156     fo_decimal = 148.75
157     fo_fixed_point = 1190
158     fo_decimal_converted_to_fixed_point = 1190
159     i_next_value_out_ext = 0
160     j_next_value_out_ext = 3
161 -----
162 [Output Control Unit]
163 IN:
164     i_current_value = 0
165     j_current_value = 3
166     previous_pixel = 0
167     pixel = 187
168 OUT:
169     fo_decimal = 0
170     fo_fixed_point = 0
171     fo_decimal_converted_to_fixed_point = 0
172     i_next_value_out_ext = 1
173     j_next_value_out_ext = 3
174 -----
175 [Output Control Unit]
176 IN:
177     i_current_value = 1
178     j_current_value = 3
179     previous_pixel = 187
180     pixel = 204
181 OUT:
182     fo_decimal = 199.75

```



```

183     fo_fixed_point = 1598
184     fo_decimal_converted_to_fixed_point = 1598
185     i_next_value_out_ext = 2
186     j_next_value_out_ext = 3
187 -----
188 [Output Control Unit]
189 IN:
190     i_current_value = 2
191     j_current_value = 3
192     previous_pixel = 204
193     pixel = 221
194 OUT:
195     fo_decimal = 216.75
196     fo_fixed_point = 1734
197     fo_decimal_converted_to_fixed_point = 1734
198     i_next_value_out_ext = 3
199     j_next_value_out_ext = 3
200 -----
201 [Output Control Unit]
202 IN:
203     i_current_value = 3
204     j_current_value = 3
205     previous_pixel = 221
206     pixel = 238
207 OUT:
208     fo_decimal = 233.75
209     fo_fixed_point = 1870
210     fo_decimal_converted_to_fixed_point = 1870
211     i_next_value_out_ext = 0
212     j_next_value_out_ext = 0
213 -----

```






Here we can see in the first image the wave with $\alpha = 0$ and in the second one the one with $\alpha = 0.875$



4.3 Fo Testbench and Image Elaboration System Testbench

In the following images we can see first the wave of Fo Testbench and then the wave of System Testbench (2 images).



For these two testbenches it is **important to notice**, as we can see from the waves, that **the output is shifted by one clock cycle with respect to the inputs**, this is due to the presence of the registers that maintain the result stable for one clock cycle.


Chapter 5

Synthesis and Implementation

The next step is to use the **Vivado Synthesis Tool** to perform code **synthesis** and **implementation**.

Before proceeding with the synthesis, an additional check was made on the correctness of the system.

This is done by comparing the **schema** obtained through **Vivado's RTL analysis**, with the original scheme, the Vivado schema is the following:



Everything is like expected so we can proceed through the synthesis.


The **results that will be shown** in this chapter are **obtained** with the **clock constraint** and in **Out-of-Context mode**.

5.1 Synthesis Result

Synthesis	
Status:	✓ Complete
Messages:	! 1 warning
Active run:	synth_IE_FO_CC
Part:	xc7z010clg400-1
Strategy:	Vivado Synthesis Defaults
Report Strategy:	Vivado Synthesis Default Reports
Constraints:	constrs_IE_FO_CC
Incremental synthesis:	Automatically selected checkpoint

After the synthesis Vivado shows a warning, as we can see from the picture that represent the synthesis results.

In particular this is the warning:



After conducting research, it appears that this warning may occur with certain host machine configuration options and it does not depend on the device under consideration, provided to the synthesis.

After the synthesis I can go through the implementation to see the results.

5.2 Implementation Results and Timings

After the execution of the implementation there were no errors or warnings:

Implementation	Summary Route Status
Status:	✓ Complete
Messages:	No errors or warnings
Active run:	impl_IE_FO_CC
Part:	xc7z010clg400-1
Strategy:	Vivado Implementation Defaults
Report Strategy:	Vivado Implementation Default Reports
Constraints:	constrs_IE_FO_CC
Incremental implementation:	None

The implementation has been executed with the following **constraint**:

```
1 create_clock -period 8.000 -name IE_F0_CC_clk -waveform {0.000 4.000} -add
   [get_ports -filter { NAME =~ "*clk*" && DIRECTION == "IN" }]
```

Which sets the clock frequency to $f_{clock} = \frac{1}{8_{ns}} = 125MHz$.

This frequency was chosen because it is the **frequency at which the Zybo board operates**.

The implementation with this clock constraint returns the following timings results:

Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 1,634 ns	Worst Hold Slack (WHS): 0,215 ns	Worst Pulse Width Slack (WPWS): 3,500 ns
Total Negative Slack (TNS): 0,000 ns	Total Hold Slack (THS): 0,000 ns	Total Pulse Width Negative Slack (TPWS): 0,000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 23	Total Number of Endpoints: 23	Total Number of Endpoints: 26

All user specified timing constraints are met.

As we can see from the image the **Worst Negative Slack (WNS) is positive**, this means that we can **run our implementation at a maximum frequency**, calculated as:

$$f_{max} = \frac{1}{T_{clock} - WSN} = 157,1MHz, \text{ with } T_{clock} = 8_{ns}, \text{ the period of the clock.}$$

The WSN corresponds to the lowest slack among the slacks of all the critical paths.


Name	Slack ^{^1}	Levels	Routes	High Fanout	From	To	Total Delay	Logic Delay	Net Delay
↳ Path 1	1.634	7	4	16	FO_CALCULATOR/REG...PIXEL/Q_reg[5]/C	FO_CALCULATOR/REG_F0/Q_reg[9]/D	6.357	3.126	3.231
↳ Path 2	2.064	7	4	13	FO_CALCULATOR/REG...PIXEL/Q_reg[6]/C	FO_CALCULATOR/REG_F0/Q_reg[10]/D	5.881	2.966	2.915
↳ Path 3	2.081	7	4	16	FO_CALCULATOR/REG...PIXEL/Q_reg[5]/C	FO_CALCULATOR/REG_F0/Q_reg[8]/D	5.910	3.009	2.901
↳ Path 4	2.184	6	4	16	FO_CALCULATOR/REG...PIXEL/Q_reg[5]/C	FO_CALCULATOR/REG_F0/Q_reg[7]/D	5.764	2.859	2.905
↳ Path 5	2.342	6	4	16	FO_CALCULATOR/REG...PIXEL/Q_reg[5]/C	FO_CALCULATOR/REG_F0/Q_reg[6]/D	5.649	2.791	2.858
↳ Path 6	2.576	6	4	16	FO_CALCULATOR/REG...PIXEL/Q_reg[5]/C	FO_CALCULATOR/REG_F0/Q_reg[5]/D	5.371	2.660	2.711
↳ Path 7	2.710	6	4	16	FO_CALCULATOR/REG...PIXEL/Q_reg[5]/C	FO_CALCULATOR/REG_F0/Q_reg[4]/D	5.281	2.570	2.711
↳ Path 8	2.960	5	3	13	FO_CALCULATOR/REG...PIXEL/Q_reg[4]/C	FO_CALCULATOR/REG_F0/Q_reg[2]/D	5.074	2.283	2.791
↳ Path 9	3.212	5	4	16	FO_CALCULATOR/REG...PIXEL/Q_reg[5]/C	FO_CALCULATOR/REG_F0/Q_reg[3]/D	4.735	2.176	2.559
↳ Path 10	3.499	5	3	13	FO_CALCULATOR/REG...PIXEL/Q_reg[4]/C	FO_CALCULATOR/REG_F0/Q_reg[1]/D	4.496	1.905	2.591

We can see from the image, that the path from REG_NEW_PIXEL to REG_F0 in the FO_CALCULATOR component is **the one that has the greatest impact on the delay and on the clock frequency**.

5.3 Resource Utilization

The resource utilization by this architecture is the following:

Resource	Utilization	Available	Utilization %
LUT	60	17600	0.34
FF	26	35200	0.07



As might be expected, the **resources used are rather low compared to those available**, due to the simplicity of the operations the device has to perform, especially for LUTs and Flip-Flops, which are 1% or less of the total.

This architecture is then feasible on the **Zybo Zynq 7000** board.

I/O usage is not specified because of the **Out-Of-Context Mode**.

5.4 Power Consumption

The power consumption of this architecture is the following:


Summary

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 0.092 W
Design Power Budget: Not Specified
Power Budget Margin: N/A
Junction Temperature: 26,1°C
Thermal Margin: 58,9°C (5,0 W)
Effective θ_{JA} : 11,5°C/W
Power supplied to off-chip devices: 0 W
Confidence level: Medium

[Launch Power Constraint Advisor](#) to find and fix invalid switching activity

On-Chip Power



As can be seen in the image, a **total power of 0.092W** is required, which is **strongly unbalanced between static and dynamic power**.

Dynamic power covers about 3% of the entire consumption (0.002W), and static power

covers the remaining consumption (0.090W).

The greatest contribution for dynamic power comes from logic, which covers 45% of power consumption, then we have 33% for signals, while the remaining 22% is for clock.

5.5 DRC Violation

The only warning in the implementation results is:

    <input checked="" type="checkbox"/>  1 Warning Hide All	
Name	Details
▼  All Violations (1)	
▼  PS7 (1)	
▼  Zynq requires PS7 block (1)	
▼  PS7 (1)	
▼  ZPS7-1 (1)	
 ZPS7 #1	The PS7 cell must be used in this Zynq design in order to enable correct default configuration.

We can ignore this warning in our case because it refers to the ARM processor environment.

We can get all these results if the implementation is run with the '-mode out_of_context' option, since **we do not want to actually test the project on the Zybo board.**

Chapter 6

Conclusions

The aim of this project is to design and implement a digital circuit to compute the fo coefficient in an image processing system, running on a Zybo Zynq 7000; **considering the successfully executed testbenches and the results of the implementation we can consider the work concluded.**

We can consider this implementation to be an architecture **that can be extended to meet real and more complicated needs that may need higher accuracy.**

We can hypothesize some future developments that this project may have, for example:

- Evaluate the **use of another FPGA that has fewer ports and is more suitable for our needs.**
- Consider **using another FPGA with a higher clock frequency to take advantage of the potential increase in frequency.**