

Università di Pisa

MSc in Computer Engineering

Electronics and Communication Systems

Calculation of fo Coefficient

STUDENT:

Fabrizio Lanzillo

https://github.com/FabrizioLanzillo/ Image-Elaboration-fo-Coefficient-Calculator

Academic Year 2023-2024

Contents

1	Introduction		2						
	1.1 Specifications		. 2						
	1.2 Possible Architectures		. 3						
2	Architecture Description		5						
3	VHDL Component implementation		7						
	3.1 ControlUnit.vhd		. 7						
	3.2 ROM.vhd								
	3.3 DFF_N.vhd								
	3.4 FoCalculator.vhd		. 13						
	3.5 ImageElaborationSystem.vhd								
4	Test-plan and Testbenches								
	4.1 ROM Testbench		. 20						
	4.2 Control Unit Testbench		. 20						
	4.3 Fo Testbench and Image Elaboration System Testbench		. 27						
5	Synthesis and Implementation		29						
	5.1 Synthesis Result		. 30						
	5.2 Implementation Results and Timings								
	5.3 Resource Utilization								
	5.4 Power Consumption								
	5.5 DRC Violation								
6	Conclusions		3/						

Introduction

1.1 Specifications


In an image elaboration system, it is necessary to calculate the fo coefficient:

$$f_o = \alpha \cdot y(i-1,j) + (1-\alpha) \cdot y(i,j)$$

where:

- y(i-1,j) and y(i,j) are pixels of the matrix y, which represents an image;
- α is a parameter chosen by the user. $\alpha \in (0,1)$

It is required to design a digital circuit for implementing such operation. 10-bits are sufficient to represent α in 7.3 fixed-point arithmetic. The output f_0 is represented in N.3 fixed-point arithmetic, where N must be chosen accordingly to the dynamic of the output (to be studied). The interface of the circuit to be designed is as follows:



Pixels' values are read from a ROM containing all matrix elements. Only one pixel per cycle can be read from the ROM. The fo calculation circuit must autonomously read the pixels from memory to provide the output.

You are requested to deal with the various possible error situations, documenting the choices made. In particular, it is necessary to take into consideration:

- Pixel order in ROM
- Values of pixels and alpha out of specifications

The final project report must contain:

- Introduction (circuit description, possible applications, possible architectures, etc.)
- Description of the architecture designed (block diagram, inputs/outputs, etc.)
- VHDL code (with detailed comments) to be attached to the report.
- Test strategy (Test-plan) and related Testbench for verification; a detailed, though not exhaustive, verification is required, including error situations and borderline cases of functioning
- Interpretation of the results obtained in the automatic synthesis/implementation on a Xilinx FPGA platform in terms of maximum clock frequency (critical path), elements used (slice, LUT, etc.) and estimated power consumption. Comment on any warning messages.
- Conclusions

1.2 Possible Architectures

In the circuit design, the specification indicates to represent the α parameter with a decimal precision of 10 bits using **Fixed-Point arithmetic**.

Also, the **output** fo should be represented using the **fixed-point arithmetic** on N.3 **bits**, where the 3 represents the number of bits of the decimal part and N must be chosen accordingly to the dynamic of the output.

However, this specification has some criticisms. If α is represented with a decimal precision of 10 bits, the resulting output fo would require a representation on a number of bits at least equal to 10 to maintain the same precision.

To overcome these criticisms, it was decided to **represent** α **on 3 bits**, with **all 3 bits** used for the **decimal part**. This allowed to maximize the sensitivity of the decimal part given the 3-bit limitation of the fo output.

In the context of the digital circuit design, the representation of α required special attention. α is a decimal number that is represented using fixed point arithmetic over 3 bits.

From the physical point of view of the circuit, however, the **input is always a sequence** of 3 bits.

In order to make the calculation of fo easier α was converted from a decimal number represented by fixed-point arithmetic to a non-negative integer (unsigned).

This conversion process is critical because, in practice, we are the ones giving meaning to the bit sequence by deciding where to place the decimal point. In other words, what we are doing is mapping the decimal representation of α into a bit sequence that the circuit can handle.

Once α has been converted to a non-negative integer, its binary representation is used to compute fo so that the circuit produces a sequence of bits that, when interpreted with fixed-point arithmetic, matches the desired value of fo.

This step required changing the formula of the fo coefficient in order to calculate fo as unsigned.

In the **original formula**, α is multiplied by previous pixel (y(i-1,j)) and $(1-\alpha)$ is multiplied by current pixel (y(i,j)).

In the **modified formula**, the value of α that multiplies previous pixel must be multiplied by 2^3 , and so consequently the same thing must be done for the term $(1-\alpha)$ that multiplies pixel. So the new formula becomes:

$$f_{ous} = \alpha_{us} \cdot y(i-1,j) + (1*2^3 - \alpha_{us}) \cdot y(i,j)$$


The number of bits of the f_{ous} output is evaluated according to the given formula, that involves a sum of multiplications of the same type of elements.

Having chosen to represent α on 3 bits, we have the multiplication of these 3 bits by the pixel value, which is on 8 bits, which brings the result of this multiplication on 11 bits. Then we have the sum of two 11 bit values, which brings the total number of bits of the f_{ous} output to 12.

As mentioned previously, the specifications state that the f_{ous} output should be represented using fixed-point arithmetic on N.3 bits, where 3 represents the number of bits of the decimal part and N should be chosen according to the dynamics of the output. So based on the previous calculation N is then equal to 9.

Architecture Description

The implemented architecture is the following:



The **Image Elaboration System** is composed by 2 sub-components:

- the **ROM** component: That is used as a LUT in order to retrieve the pixels' values of the images;
- the **Fo Calculator** component: which is responsible for calculating the value of fo, taking as input the pixels obtained from the ROM.

The **Fo Calculator** component is further composed of:

- the **Control Unit** component: which implements the combinatory logic of calculating the coefficient fo;
- 6 **Registers**: the are input and output register in order to have a finite and optimized critical path.

In the detail of **Registers**, we have:

- 2 registers that hold the **value of indexes i and j**, which are used to read the pixels in the ROM;
- 2 registers that hold the values of the pixel and the previous pixel. To make sure that only one pixel per cycle can be read from the ROM, we connected these two registers in cascade;
- the register that holds the fo output value for one clock cycle;
- the register that holds the **alpha value** chosen by the user.

VHDL Component implementation

3.1 ControlUnit.vhd

```
library ieee;
  use ieee.std_logic_1164.all;
  use ieee.numeric_std.all;
  -- Entity
  entity ControlUnit is
      generic (
                       natural := 3;
         NBitAlpha:
11
         NBitPixelValue : natural := 8;
                         natural := 4;
         NBitRow :
                         natural := 2;
         NBitCol :
                         natural := 2;
         NCol:
                          natural := 4;
         -- The # of bits of the output is evaluated from the given formula
         -- where we have the multiplication of the 3 bits of alpha
18
         -- by the pixel value over 8 bits resulting in 11 bits
19
         -- next we have the sum of the same quantity so the total bits become
             12
         NbitFo :
                         natural := 12
      );
22
      port (
23
           ----- input -----
         alpha : in std_logic_vector(NBitAlpha-1 downto 0);
         pixel : in std_logic_vector(NBitPixelValue-1 downto 0);
         previous_pixel : in std_logic_vector(NBitPixelValue-1 downto 0);
27
         i_current_value : in std_logic_vector(NBitRow-1 downto 0);
         j_current_value : in std_logic_vector(NBitCol-1 downto 0);
29
         ----- output -----
         i_next_value : out std_logic_vector(NBitRow-1 downto 0);
         j_next_value : out std_logic_vector(NBitCol-1 downto 0);
33
```

```
fo : out std_logic_vector(NbitFo-1 downto 0)
34
       );
35
   end entity ControlUnit;
36
37
38
   -- Architecture
40
41
   architecture behavioral of ControlUnit is
42
       signal i_s : std_logic_vector(NBitRow-1 downto 0);
43
       signal j_s : std_logic_vector(NBitCol-1 downto 0);
       signal fo_s : std_logic_vector(NbitFo-1 downto 0);
46
   begin
47
       CU_PROC: process(i_current_value, j_current_value, alpha, pixel,
48
          previous_pixel)
          begin
              -- check if the index of the row is not greater than the number of
                  rows
              if(to_integer(unsigned(i_current_value)) <= (NRow-1)) then</pre>
                  -- check if we are reading the pixel of the first row
53
                  -- in this case we return as fo the zero value
                  -- because there is not a previous pixel
                  if(to_integer(unsigned(i_current_value)) = 0) then
56
                      -- we assign fo the default value of zero
57
                      fo_s <= (others => '0');
58
                      -- increment of the row value
                      i_s <= std_logic_vector(resize(unsigned(i_current_value) +1,</pre>
                         NBitRow));
                      j_s <= j_current_value;</pre>
61
                  else
                      -- if we are in a row greater than zero we have the previous
                         pixel
                      -- we can compute fo
                      fo_s <= std_logic_vector(resize(unsigned(alpha) *</pre>
                          unsigned(previous_pixel) + (8 - unsigned(alpha)) *
                         unsigned(pixel), NbitFo));
                      -- if we reached the final row
66
                      if(to_integer(unsigned(i_current_value)) = (NRow-1)) then
67
                          -- we reset the row index value
                          i_s <= (others => '0');
                          -- we check that the index of the column is not greater
70
                             than the number of columns
                          if(to_integer(unsigned(j_current_value)) < (NCol-1)) then</pre>
71
                             -- we pass to the next column, by incrementing the
                                 column index value
                             j_s <=
                                 std_logic_vector(resize(unsigned(j_current_value)
                                 +1, NBitCol));
                          else
74
```

```
-- we reset the column index value
75
                               j_s \ll (others => '0');
76
                           end if;
77
                       else
                           -- if we have not reached the final row we just
79
                               increment the
                           -- row index value without change the column one
80
                           i_s <= std_logic_vector(resize(unsigned(i_current_value)</pre>
81
                               +1, NBitRow));
                           j_s <= j_current_value;</pre>
82
                       end if;
                   end if;
85
               else
86
                   fo_s <= (others => '0');
87
                   i_s <= (others => '0');
88
                   j_s <= (others => '0');
               end if;
90
           end process;
92
           -- assignment to the outport value the signals
94
           i_next_value <= i_s;</pre>
           j_next_value <= j_s;</pre>
           fo <= fo_s;</pre>
97
   end architecture behavioral;
98
```

This component is the core of the calculation of the fo coefficient; it is also responsible for the increment logic of the i and j indices that are necessary to retrieve the pixel from the ROM.

3.2 ROM.vhd

```
library ieee;
  use ieee.std_logic_1164.all;
  use ieee.numeric_std.all;
   -- Entity
  entity ROM is
      generic (
         Npixel : natural := 4;
         NBitPixelValue: natural := 8;
         NBitRow : natural := 2;
         NBitCol : natural := 2
14
      );
      port (
         ----- input -----
         -- i is the counter of the row of the matrix
18
         i : in std_logic_vector(NBitRow-1 downto 0);
         -- j is the counter of the row of the matrix
20
         j : in std_logic_vector(NBitCol-1 downto 0);
            ------ output -----
         pixel : out std_logic_vector(NBitPixelValue-1 downto 0)
24
      );
25
  end entity ROM;
26
   -- Architecture
29
     -----
30
31
  architecture dataflow of ROM is
      signal pixel_addr_int : integer range 0 to Npixel*Npixel-1;
33
      -- Type definition for the ROM array
34
      type rom_array_t is array (0 to Npixel*Npixel-1) of
35
         unsigned(NBitPixelValue-1 downto 0);
      -- Constant ROM array with predefined values, these are the pixel value
36
      -- who have been generated randomly
      constant rom : rom_array_t := (
         x"FF", x"AA", x"55", x"33", -- first column 4 values
         x"11", x"22", x"33", x"44", -- next column 4 values
40
         x"66", x"77", x"88", x"99", -- next column 4 values
41
         x"BB", x"CC", x"DD", x"EE" -- last column 4 values
42
      );
44
  begin
45
      -- we use the row index and the column index to access the relative
46
         address of the pixel value
```

As anticipated earlier the ROM is implemented as a LUT and the main elements are explained in the comments of the vhdl code.

The pixels' matrix of the image is generated randomly.

3.3 DFF_N.vhd

```
library IEEE;
  use IEEE.std_logic_1164.all;
  use IEEE.std_logic_unsigned.all;
  use IEEE.NUMERIC_STD.all;
  -- Entity
   ______
  entity DFF_N is
      generic (NBit : natural := 8);
11
      port (
         ----- input -----
              : in std_logic;
14
      a_rst_n : in std_logic;
          : in std_logic;
              : in std_logic_vector(NBit - 1 downto 0);
18
          ------ output ------
19
            : out std_logic_vector(NBit - 1 downto 0)
20
      );
  end DFF_N;
23
24
   -- Architecture
25
  architecture rtl of DFF_N is
28
29
  begin
30
      -- flip-flop sequential logic, asyncronous reset
31
      DFF_N_PROC: process(clk, a_rst_n)
32
         begin
            if(a_rst_n = '0') then
34
                Q <= (others => '0');
35
            elsif(rising_edge(clk)) then
36
                if(en = '1') then
37
                   Q \leq D;
                end if;
            end if;
40
         end process;
41
  end rtl;
42
```

3.4 FoCalculator.vhd

```
library IEEE;
  use IEEE.std_logic_1164.all;
  use IEEE.std_logic_unsigned.all;
  use IEEE.NUMERIC_STD.all;
  -- Entity
  entity FoCalculator is
     generic (
11
        NBitAlpha:
                   natural := 3;
        NBitPixelValue: natural := 8;
                    natural := 4;
14
        NBitRow :
                    natural := 2;
                    natural := 2;
        NBitCol :
        NCol :
                    natural := 4;
        NBitFo :
                     natural := 12
18
     );
     port (
20
        ----- input -----
                    : in std_logic;
        clk
                    : in std_logic;
        a_rst_n
                   : in std_logic_vector(7 downto 0);
       pixel
24
                     : in std_logic_vector(NBitAlpha-1 downto 0);
        alpha
25
26
        ----- output -----
        i_next_value : out std_logic_vector(NBitRow-1 downto 0);
28
        j_next_value : out std_logic_vector(NBitCol-1 downto 0);
29
        fo : out std_logic_vector(NBitFo-1 downto 0)
30
     );
31
  end FoCalculator;
    _____
34
   - Architecture
35
36
  architecture rtl of FoCalculator is
     -- Signals
40
     ______
41
     ----- input -----
42
     signal alpha_in_ext : std_logic_vector(NBitAlpha-1 downto 0);
43
     signal pixel_in_ext : std_logic_vector(NBitPixelValue-1 downto 0);
     signal previous_pixel_in_ext : std_logic_vector(NBitPixelValue-1 downto 0);
45
     signal i_current_value_in_ext : std_logic_vector(NBitRow-1 downto 0);
     signal j_current_value_in_ext : std_logic_vector(NBitCol-1 downto 0);
47
48
     ------ output ------
```

```
signal i_next_value_out_ext : std_logic_vector(NBitRow-1 downto 0);
       signal j_next_value_out_ext : std_logic_vector(NBitCol-1 downto 0);
       signal fo_out_ext : std_logic_vector(11 downto 0);
53
54
       -- Costants
       constant one : std_logic := '1';
57
58
       -- DFF_N Component
62
       component DFF_N
63
           generic (NBit : positive := 8);
64
           port (
65
                      : in std_logic;
              clk
              a_rst_n : in std_logic;
67
                      : in std_logic;
              en
                      : in std_logic_vector(NBit - 1 downto 0);
                      : out std_logic_vector(NBit - 1 downto 0)
           );
       end component;
74
       -- ControlUnit Component
75
76
       component ControlUnit
           generic (
              NBitAlpha : natural := 3;
79
              NBitPixelValue : natural := 8;
80
              NRow : natural := 4;
81
              NBitRow : natural := 2;
82
              NBitCol : natural := 2;
83
              NCol : natural := 4;
              NbitFo : natural := 12
           );
86
           port (
                 ------ input ------
88
              alpha : in std_logic_vector(NBitAlpha-1 downto 0);
89
              pixel : in std_logic_vector(NBitPixelValue-1 downto 0);
              previous_pixel : in std_logic_vector(NBitPixelValue-1 downto 0);
91
              i_current_value : in std_logic_vector(NBitRow-1 downto 0);
92
              j_current_value : in std_logic_vector(NBitCol-1 downto 0);
93
94
                     ----- output -----
              i_next_value : out std_logic_vector(NBitRow-1 downto 0);
              j_next_value : out std_logic_vector(NBitCol-1 downto 0);
              fo : out std_logic_vector(NbitFo-1 downto 0)
98
           );
       end component;
100
```

```
101
    begin
        -- Register for the new pixel
104
        REG_NEW_PIXEL: DFF_N
105
            generic map (NBit => NBitPixelValue)
106
            port map(
107
                clk
                        => clk,
108
                a_rst_n => a_rst_n,
110
                en
                        => one,
                D
                        => pixel,
                        => pixel_in_ext
            );
114
        -- Register for the old pixel
        REG_OLD_PIXEL: DFF_N
116
            generic map (NBit => NBitPixelValue)
118
            port map(
                clk
                        => clk,
119
                a_rst_n => a_rst_n,
                en
                        => one,
121
                D
                        => pixel_in_ext,
122
                        => previous_pixel_in_ext
123
            );
124
        -- Register for the row index value
126
        REG_ROW: DFF_N
127
            generic map (NBit => NBitRow)
128
            port map(
                clk
                        => clk,
130
                a_rst_n => a_rst_n,
                en
                        => one,
132
                D
                        => i_next_value_out_ext,
                        => i_current_value_in_ext
134
                Q
            );
135
136
        -- Register for the column index value
137
        REG_COL: DFF_N
138
            generic map (NBit => NbitCol)
139
            port map(
140
                clk
                        => clk,
141
                a_rst_n => a_rst_n,
142
                en
                        => one,
143
                D
                        => j_next_value_out_ext,
144
                        => j_current_value_in_ext
145
            );
147
        -- Register for the alpha value
148
        REG_ALPHA: DFF_N
149
            generic map (NBit => NBitAlpha)
            port map(
151
```

```
clk
                        => clk,
152
                a_rst_n => a_rst_n,
                        => one,
                en
154
                D
                        => alpha,
                Q
                        => alpha_in_ext
156
            );
157
158
        -- Register for the fo output value
        REG_FO: DFF_N
160
        generic map (NBit => NBitFo)
161
        port map(
162
            clk
                    => clk,
            a_rst_n => a_rst_n,
164
            en
                    => one,
165
            D
                    => fo_out_ext,
166
            Q
                    => fo
167
        );
169
        -- Control Unit component
170
        CONTROL_UNIT: ControlUnit
171
            generic map (
                NBitAlpha => NBitAlpha,
173
                NBitPixelValue => NBitPixelValue,
                NRow => NRow,
                NBitRow => NBitRow,
176
                NBitCol => NBitCol,
177
                NCol => NCol,
178
                NbitFo => NbitFo
179
            )
            port map(
181
                alpha => alpha_in_ext,
182
                pixel => pixel_in_ext,
183
                previous_pixel => previous_pixel_in_ext,
184
                i_current_value => i_current_value_in_ext,
185
                j_current_value => j_current_value_in_ext,
187
                i_next_value => i_next_value_out_ext,
188
                j_next_value => j_next_value_out_ext,
189
                fo => fo_out_ext
190
            );
191
        -- assignment of the output port that are connected with the rom
193
        i_next_value <= i_current_value_in_ext;</pre>
194
        j_next_value <= j_current_value_in_ext;</pre>
195
    end rtl;
196
```

This component contains the control unit and the registers for the various inputs and outputs of the control unit.

3.5 ImageElaborationSystem.vhd

```
library IEEE;
  use IEEE.std_logic_1164.all;
  use IEEE.std_logic_unsigned.all;
  use IEEE.numeric_std.all;
  -- Entity
  ______
  entity ImageElaborationSystem is
     generic (
        NBitAlpha:
                     natural := 3;
11
        NBitFo :
                     natural := 12;
        NBitPixelValue: natural := 8;
                     natural := 4;
14
        NBitRow :
                     natural := 2;
                     natural := 2;
        NBitCol :
        NCol:
                     natural := 4;
         Npixel:
                     natural := 4
18
     );
19
     port (
20
         ----- input -----
                  : in std_logic;
         clk
         a_rst_n : in std_logic;
                 : in std_logic_vector(NBitAlpha-1 downto 0);
         alpha
24
25
         ----- output -----
26
         fo : out std_logic_vector(NBitFo-1 downto 0)
      );
28
  end ImageElaborationSystem;
29
30
   _____
31
   -- Architecture
  architecture rtl of ImageElaborationSystem is
35
36
37
     -- FoCalculator Component
     component FoCalculator
40
         generic (
41
            NBitAlpha :
                        natural := 3;
42
            NBitPixelValue: natural := 8;
43
            NRow:
                        natural := 4;
                       natural := 2;
            NBitRow :
45
            NBitCol :
                       natural := 2;
            NCol:
                       natural := 4;
47
            NBitFo : natural := 12
48
         );
```

```
port (
             ----- input -----
                       : in std_logic;
             clk
             a_rst_n
                       : in std_logic;
53
             pixel
                       : in std_logic_vector(7 downto 0);
54
                       : in std_logic_vector(NBitAlpha-1 downto 0);
             alpha
                ----- output -----
57
             i_next_value : out std_logic_vector(NBitRow-1 downto 0);
58
             j_next_value : out std_logic_vector(NBitCol-1 downto 0);
59
             fo : out std_logic_vector(NBitFo-1 downto 0)
          );
      end component;
62
63
64
      -- ROM Component
65
      component ROM
67
          generic (
             Npixel:
                          natural := 4;
             NBitPixelValue: natural := 8;
             NBitRow :
                          natural := 2;
             NBitCol :
                          natural := 2
          );
          port (
74
             ----- input -----
             -- i is the counter of the row of the matrix
76
             i : in std_logic_vector(NBitRow-1 downto 0);
             -- j is the counter of the row of the matrix
             j : in std_logic_vector(NBitCol-1 downto 0);
79
80
             ----- output -----
81
             pixel : out std_logic_vector(NBitPixelValue-1 downto 0)
82
          );
83
      end component;
86
      -- Signals
      _____
88
      signal pixel_ext : std_logic_vector(7 downto 0);
89
      signal i_next_value_ext : std_logic_vector(NBitRow-1 downto 0);
      signal j_next_value_ext : std_logic_vector(NBitCol-1 downto 0);
91
92
      begin
93
94
          -- Fo Calculator component
          FO_CALCULATOR: FoCalculator
          generic map (
             NBitAlpha => NBitAlpha,
98
             NBitPixelValue => NBitPixelValue,
             NRow => NRow,
100
```

```
NBitRow => NBitRow,
101
                NBitCol => NBitCol,
                NCol => NCol,
                NBitFo => NBitFo
104
            )
105
            port map(
106
                clk => clk,
107
                a_rst_n => a_rst_n,
108
                pixel => pixel_ext,
109
                alpha => alpha,
110
111
                i_next_value => i_next_value_ext,
                j_next_value => j_next_value_ext,
113
                fo => fo
114
            );
116
            -- ROM component
117
            C_ROM: ROM
118
            generic map (
                Npixel => Npixel,
120
                NBitPixelValue => NBitPixelValue,
121
                NBitRow => NBitRow,
122
                NBitCol => NBitCol
            )
124
            port map(
125
                i => i_next_value_ext,
126
                j => j_next_value_ext,
127
128
                pixel => pixel_ext
            );
130
131
   end rtl;
132
```

Finally, the ImageElaborationSystem entity contains the ROM and Fo Calculator and represents the system in its totality, it only receives as input the alpha value, the clk, and the reset providing as output the value of fo.

Test-plan and Testbenches

In order to verify the correct behavior of the final device, several testbenches were conducted.

In particular, we performed **incremental testbenches**, starting with the base entities such as the **Control Unit** and **ROM**, then testing the **Fo Calculator** and finally the **Image Elaboration System** to verify the system in its entirety.

Modelsim was used to perform the simulation of the various components.

In the following paragraphs we will analyze each of these testbenches.

4.1 ROM Testbench

The ROM testbench consists of creating a stimuli process, where different row and column indices are given as input to the component and through the Modelsim simulation wave it is verified that for each of them, the pixel returned from the ROM is exactly what is indicated by the specified position in the matrix.

Here in the image we can see the Modelsim simulation wave:



If we analyze the wave we see that the various output pixels, given the two input indices, are correct, in fact if we compare them with those in the matrix in the ROM vhdl file we see that we have a match for each of them.

4.2 Control Unit Testbench

In order to verify the correct behavior of this component, several tools and scripts were used.

In particular, a python script was used to simulate the high-level behavior of the control unit component.

The data obtained from this script were used in order to validate the results obtained from the Modelsim simulation and verify that they were consistent and correct.

This is the python script:

validate_control_uniti_tb_results.py

```
import os
  import numpy as np
  def compute_fo_decimal(alpha, previous_pixel, pixel):
      if alpha != 0:
         return alpha * previous_pixel + (1 - alpha) * pixel
      else:
         return 0
  def compute_fo_fixed_point_arithmetic(alpha, previous_pixel, pixel):
      if alpha != 0:
         return alpha * previous_pixel + (8 - alpha) * pixel
      else:
         return 0
14
  def convert_decimal_to_fixed_point(decimal_number, bit_length):
16
      return int(decimal_number * (2**bit_length))
17
18
  def main():
19
      file_path = os.path.join('...', 'conf_files', 'control_unit_input.txt')
20
      with open(file_path, 'r') as f:
21
         lines = f.readlines()
22
         alpha_decimal = float(lines[0].strip())
23
         alpha_fixed_point = convert_decimal_to_fixed_point(alpha_decimal, 3)
         NCol = int(lines[1].strip())
         NRow = int(lines[2].strip())
26
         matrix = np.array([int(x) for x in lines[3].split(',')]).reshape(NCol,
             NRow).T
         print("----")
         print("[Conf]")
29
         print(f"\talpha_decimal = {alpha_decimal};")
30
         print(f"\talpha_fixed_point = {alpha_fixed_point};")
31
         print("-----
32
         for j in range(NCol):
33
             for i in range(NRow):
                 pixel = matrix[i][j]
35
                 previous_pixel = matrix[i-1][j] if i > 0 else 0
36
                 if i == 0:
37
                    fo_fixed_point = 0
38
                    fo_decimal = 0
                 else:
40
                    fo_fixed_point =
41
                        compute_fo_fixed_point_arithmetic(alpha_fixed_point,
                        previous_pixel, pixel)
                    fo_decimal = compute_fo_decimal(alpha_decimal,
42
                        previous_pixel, pixel)
                 print("[Output Control Unit]")
                 print("IN:")
44
                 print(f"\ti_current_value = {i}")
45
```

```
print(f"\tj_current_value = {j}")
46
                print(f"\tprevious_pixel = {previous_pixel}")
47
                print(f"\tpixel = {pixel}")
48
                print("OUT:")
49
                print(f"\tfo_decimal = {fo_decimal}")
                print(f"\tfo_fixed_point = {fo_fixed_point}")
                print(f"\tfo_decimal_converted_to_fixed_point =
                   {convert_decimal_to_fixed_point(fo_decimal, 3)}")
                print(f"\ti_next_value_out_ext = {(i + 1) % NRow}")
                print(f"\tj_next_value_out_ext = {(j + 1) % NCol if i + 1 ==
54
                   NRow else j}")
                print("-----")
56
  if __name__ == "__main__":
      main()
58
```

Through a configuration file, the matrix, the alpha value, and the number of rows and columns in the matrix are given to this script as input.

For example, if we provide as input to this script the matrix contained in the ROM, and an alpha value that corresponds to 0.25, we get this output:

```
[Conf]
    alpha_decimal = 0.25;
    alpha_fixed_point = 2;
   _____
  [Output Control Unit]
6
  IN:
    i_current_value = 0
    j_current_value = 0
    previous_pixel = 0
    pixel = 255
11
  OUT:
    fo_decimal = 0
    fo_fixed_point = 0
    fo_decimal_converted_to_fixed_point = 0
    i_next_value_out_ext = 1
16
    j_next_value_out_ext = 0
  _____
  [Output Control Unit]
19
20
    i_current_value = 1
21
    j_current_value = 0
    previous_pixel = 255
23
    pixel = 170
24
  OUT:
    fo_decimal = 191.25
26
    fo_fixed_point = 1530
27
    fo_decimal_converted_to_fixed_point = 1530
28
    i_next_value_out_ext = 2
```

29


```
j_next_value_out_ext = 0
30
      _____
31
   [Output Control Unit]
32
  IN:
33
    i_current_value = 2
34
    j_current_value = 0
35
    previous_pixel = 170
36
    pixel = 85
37
  OUT:
38
    fo_decimal = 106.25
39
    fo_fixed_point = 850
40
    fo_decimal_converted_to_fixed_point = 850
    i_next_value_out_ext = 3
42
    j_next_value_out_ext = 0
43
    -----
44
   [Output Control Unit]
45
  IN:
46
47
    i_current_value = 3
    j_current_value = 0
48
    previous_pixel = 85
49
    pixel = 51
  OUT:
    fo_{decimal} = 59.5
52
    fo_fixed_point = 476
    fo_decimal_converted_to_fixed_point = 476
54
    i_next_value_out_ext = 0
    j_next_value_out_ext = 1
56
   _____
   [Output Control Unit]
  IN:
59
    i_current_value = 0
    j_current_value = 1
61
    previous_pixel = 0
    pixel = 17
63
  OUT:
    fo_decimal = 0
65
    fo_fixed_point = 0
66
    fo_decimal_converted_to_fixed_point = 0
67
    i_next_value_out_ext = 1
68
    j_next_value_out_ext = 1
69
   [Output Control Unit]
71
  IN:
72
    i_current_value = 1
73
    j_current_value = 1
74
    previous_pixel = 17
75
    pixel = 34
  OUT:
    fo_decimal = 29.75
78
    fo_fixed_point = 238
79
    fo_decimal_converted_to_fixed_point = 238
```

```
i_next_value_out_ext = 2
81
     j_next_value_out_ext = 1
82
    _____
83
   [Output Control Unit]
85
     i_current_value = 2
86
     j_current_value = 1
     previous_pixel = 34
88
     pixel = 51
89
   OUT:
90
     fo_decimal = 46.75
91
     fo_fixed_point = 374
92
     fo_decimal_converted_to_fixed_point = 374
93
     i_next_value_out_ext = 3
94
     i_next_value_out_ext = 1
95
   _____
   [Output Control Unit]
   IN:
98
     i_current_value = 3
99
     j_current_value = 1
100
     previous_pixel = 51
101
     pixel = 68
102
   OUT:
     fo_decimal = 63.75
104
     fo_fixed_point = 510
     fo_decimal_converted_to_fixed_point = 510
106
     i_next_value_out_ext = 0
107
     j_next_value_out_ext = 2
   [Output Control Unit]
110
     i_current_value = 0
     j_current_value = 2
113
     previous_pixel = 0
114
     pixel = 102
115
   OUT:
116
     fo_decimal = 0
117
     fo_fixed_point = 0
118
     fo_decimal_converted_to_fixed_point = 0
119
     i_next_value_out_ext = 1
120
     j_next_value_out_ext = 2
   [Output Control Unit]
123
124
     i_current_value = 1
125
     j_current_value = 2
126
     previous_pixel = 102
127
     pixel = 119
128
   OUT:
129
     fo_decimal = 114.75
130
     fo_fixed_point = 918
```

```
fo_decimal_converted_to_fixed_point = 918
     i_next_value_out_ext = 2
133
     j_next_value_out_ext = 2
134
   _____
135
   [Output Control Unit]
136
   IN:
137
     i_current_value = 2
138
     j_current_value = 2
     previous_pixel = 119
140
     pixel = 136
141
   OUT:
142
     fo_decimal = 131.75
143
     fo_fixed_point = 1054
144
     fo_decimal_converted_to_fixed_point = 1054
145
     i_next_value_out_ext = 3
146
     j_next_value_out_ext = 2
147
   -----
   [Output Control Unit]
149
   IN:
150
     i_current_value = 3
151
     j_current_value = 2
     previous_pixel = 136
     pixel = 153
   OUT:
155
     fo_decimal = 148.75
156
     fo_fixed_point = 1190
157
     fo_decimal_converted_to_fixed_point = 1190
158
     i_next_value_out_ext = 0
159
     j_next_value_out_ext = 3
161
   [Output Control Unit]
162
   IN:
163
     i_current_value = 0
164
     j_current_value = 3
165
     previous_pixel = 0
166
     pixel = 187
167
   OUT:
168
     fo_decimal = 0
169
     fo_fixed_point = 0
170
     fo_decimal_converted_to_fixed_point = 0
171
     i_next_value_out_ext = 1
     j_next_value_out_ext = 3
173
   -----
   [Output Control Unit]
175
   IN:
176
     i_current_value = 1
177
     j_current_value = 3
178
     previous_pixel = 187
179
     pixel = 204
180
   OUT:
181
     fo_decimal = 199.75
```

```
fo_fixed_point = 1598
183
     fo_decimal_converted_to_fixed_point = 1598
184
     i_next_value_out_ext = 2
185
     j_next_value_out_ext = 3
186
     _____
187
   [Output Control Unit]
   IN:
189
     i_current_value = 2
190
     j_current_value = 3
191
     previous_pixel = 204
192
     pixel = 221
193
   OUT:
     fo_{decimal} = 216.75
195
     fo_fixed_point = 1734
196
     fo_decimal_converted_to_fixed_point = 1734
197
     i_next_value_out_ext = 3
198
     j_next_value_out_ext = 3
       -----
200
   [Output Control Unit]
201
   IN:
202
     i_current_value = 3
203
     j_current_value = 3
204
     previous_pixel = 221
     pixel = 238
206
   OUT:
207
     fo_decimal = 233.75
208
     fo_fixed_point = 1870
209
     fo_decimal_converted_to_fixed_point = 1870
210
     i_next_value_out_ext = 0
     j_next_value_out_ext = 0
212
```


If we compare the results contained in the script output with those obtained from the wave of the testbench simulation on Modelsim (which we can see in the image) we see that the **results are consistent**.



In the figure of the wave we do not see all the possible outputs because the size of the image did not allow to contain all of them, this is also true for the other testbenches, however, all the special cases i.e. the initial and the final case were included.

In order to verify that the system behaves correctly, even when the inputs are varied, other tests were also performed where we vary the value of α in some limit cases, i.e. when it is 0 or when it is 0.875, that in binary is 111.

Here we can see in the first image the wave with $\alpha=0$ and in the second one the one with $\alpha=0.875$



Also here the results were compared with those of the script, the outputs can be found in the attached files.

4.3 Fo Testbench and Image Elaboration System Testbench

To test these two entities, the **corresponding testbenches were simulated on Modelsim** and the results were compared with those of the script. Both tests were conducted with the α value at 0.25.

In the following images we can see first the wave of Fo Testbench and then the wave of System Testbench (2 images).




For these two testbenches it is **important to notice**, as we can see from the waves, that the ouput is shifted by one clock cycle with respect to the inputs, this is due to the presence of the registers that maintain the result stable for one clock cycle.

Synthesis and Implementation

The next step is to use the **Vivado Synthesis Tool** to perform code **synthesis** and **implementation**.

Before proceeding with the synthesis, an additional check was made on the correctness of the system.


This is done by comparing the **schema** obtained through **Vivado's RTL analysis**, with the original scheme, the Vivado schema is the following:



Everything is like expected so we can proceed through the synthesis.

The results that will be shown in this chapter are obtained with the clock constraint and in Out-of-Context mode.

5.1 Synthesis Result



After the synthesis Vivado shows a warning, as we can see from the picture that represent the synthesis results.

In particular this is the warning:


Synthesis (1 warning)
 [Synth 8-7080] Parallel synthesis criteria is not met

After conducting research, it appears that this warning may occur with certain host machine configuration options and it does not depend on the device under consideration, provided to the synthesis.

After the synthesis I can go through the implementation to see the results.

5.2 Implementation Results and Timings

After the execution of the implementation there were no errors or warnings:



The implementation has been executed with the following **constraint**:

```
\label{local_condition} \verb|create_clock-period| 8.000 - \verb|name| IE_FO_CC_clk-waveform| \{0.000\ 4.000\} - \verb|add| \\
     [get_ports -filter { NAME = "*clk*" && DIRECTION == "IN" }]
```

Which sets the clock frequency to $f_{clock} = \frac{1}{8_{ns}} = 125 MHz$.

This frequency was chosen because it is the frequency at which the Zybo board operates.

The implementation with this clock constraint returns the following timings results:

Design Timing Summary

etup		Hold		Pulse Width		
Worst Negative Slack (WNS):	1,634 ns	Worst Hold Slack (WHS):	0,215 ns	Worst Pulse Width Slack (WPWS):	3,500 ns	
Total Negative Slack (TNS):	0,000 ns	Total Hold Slack (THS):	0,000 ns	Total Pulse Width Negative Slack (TPWS):	0,000 ns	
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	
Total Number of Endpoints:	23	Total Number of Endpoints:	23	Total Number of Endpoints:	26	

All user specified timing constraints are met.

As we can see from the image the Worst Negative Slack (WNS) is positive, this means that we can run our implementation at a maximum frequency, calculated

$$f_{max} = \frac{1}{T_{clock} - WSN} = 157, 1MHz$$
, with $T_{clock} = 8_{ns}$, the period of the clock.

The WSN corresponds to the lowest slack among the slacks of all the critical paths.


Name	Slack ^1	Levels	Routes	High Fanout	From	То	Total Delay	Logic Delay	Net Delay
3 Path 1	1.634	7	4	16	FO_CALCULATOR/REGPIXEL/Q_reg[5]/C	FO_CALCULATOR/REG_FO/Q_reg[9]/D	6.357	3.126	3.231
3 Path 2	2.064	7	4	13	FO_CALCULATOR/REGPIXEL/Q_reg[6]/C	FO_CALCULATOR/REG_FO/Q_reg[10]/D	5.881	2.966	2.915
3 Path 3	2.081	7	4	16	FO_CALCULATOR/REGPIXEL/Q_reg[5]/C	FO_CALCULATOR/REG_FO/Q_reg[8]/D	5.910	3.009	2.901
3 Path 4	2.184	6	4	16	FO_CALCULATOR/REGPIXEL/Q_reg[5]/C	FO_CALCULATOR/REG_FO/Q_reg[7]/D	5.764	2.859	2.905
3 Path 5	2.342	6	4	16	FO_CALCULATOR/REGPIXEL/Q_reg[5]/C	FO_CALCULATOR/REG_FO/Q_reg[6]/D	5.649	2.791	2.858
3 Path 6	2.576	6	4	16	FO_CALCULATOR/REGPIXEL/Q_reg[5]/C	FO_CALCULATOR/REG_FO/Q_reg[5]/D	5.371	2.660	2.711
3 Path 7	2.710	6	4	16	FO_CALCULATOR/REGPIXEL/Q_reg[5]/C	FO_CALCULATOR/REG_FO/Q_reg[4]/D	5.281	2.570	2.711
3 Path 8	2.960	5	3	13	FO_CALCULATOR/REGPIXEL/Q_reg[4]/C	FO_CALCULATOR/REG_FO/Q_reg[2]/D	5.074	2.283	2.791
3 Path 9	3.212	5	4	16	FO_CALCULATOR/REGPIXEL/Q_reg[5]/C	FO_CALCULATOR/REG_FO/Q_reg[3]/D	4.735	2.176	2.559
Path 10	3.499	5	3	13	FO_CALCULATOR/REGPIXEL/Q_reg[4]/C	FO_CALCULATOR/REG_FO/Q_reg[1]/D	4.496	1.905	2.591

We can see from the image, that the path from REG_NEW_PIXEL to REG_FO in the FO_CALCULATOR component is the one that has the greatest impact on the delay and on the clock frequency.

5.3 Resource Utilization

The resource utilization by this architecture is the following:

Resource	Utilization	Available	Utilization %
LUT	60	17600	0.34
FF	26	35200	0.07



As might be expected, the **resources used are rather low compared to those available**, due to the simplicity of the operations the device has to perform, especially for LUTs and Flip-Flops, which are 1% or less of the total.


This architecture is then feasible on the **Zybo Zynq 7000 board**.

I/O usage is not specified because of the Out-Of-Context Mode.

5.4 Power Consumption

The power consumption of this architecture is the following:

Summary



As can be seen in the image, a total power of 0.092W is required, which is strongly unbalanced between static and dynamic power.


Dynamic power covers about 3\% of the entire consumption (0.002W), and static power

covers the remaining consumption (0.090W).

The greatest contribution for dynamic power comes from logic, which covers 45% of power consumption, then we have 33% for signals, while the remaining 22% is for clock.

5.5 DRC Violation

The only warning in the implementation results is:



We can ignore this warning in our case because it refers to the ARM processor environment.

We can get all these results if the implementation is run with the '-mode out_of_context' option, since we do not want to actually test the project on the Zybo board.

Conclusions

The aim of this project is to design and implement a digital circuit to compute the fo coefficient in an image processing system, running on a Zybo Zynq 7000; considering the successfully executed testbenches and the results of the implementation we can consider the work concluded.

We can consider this implementation to be an architecture that can be extended to meet real and more complicated needs that may need higher accuracy.

We can hypothesize some future developments that this project may have, for example:

- Evaluate the use of another FPGA that has fewer ports and is more suitable for our needs.
- Consider using another FPGA with a higher clock frequency to take advantage of the potential increase in frequency.