


# 1.Preparation task:

Timing diagram figure for displaying value 3.142:



#### Code from WaveDrom:

```
{
signal:
 Γ
   ['Digit position',
     {name: 'Common anode: AN(3)', wave: 'xx01..01..01'},
     {name: 'AN(2)', wave: 'xx101..01..0'},
     {name: 'AN(1)', wave: 'xx1.01..01..'},
     {name: 'AN(0)', wave: 'xx1..01..01.'},
   ],
   ['Seven-segment data',
     {name: '4-digit value to display', wave: 'xx3333555599', data: ['3','1','4','2'
     {name: 'Cathod A: CA', wave: 'xx01.0.1.0.1'},
     {name: 'Cathod B: CB', wave: 'xx0.....'},
     {name: 'Cathod C: CC', wave: 'xx0..10..10.'},
     {name: 'Cathod D: CD', wave: 'xx01.0.1.0.1'},
     {name: 'Cathod E: CE', wave: 'xx1..01..01.'},
     {name: 'Cathod F: CF', wave: 'xx1.01..01..'},
     {name: 'Cathod G: CG', wave: 'xx010..10..1'},
   ],
   {name: 'Decimal point: DP', wave: 'xx01..01..01'},
 ],
head:
 {
   text: '
                              4ms
                                     4ms
                                           4ms
                                                 4ms
                                                       4ms
                                                             4ms
                                                                   4ms
                                                                          4ms
                                                                                4ms
```

```
},
}
```

# 2. Display driver:

## Listing of VHDL code of the process p\_mux:

```
p_mux : process(s_cnt, data0_i, data1_i, data2_i, data3_i, dp_i)
         case s_cnt is
             when "11" =>
                  s hex <= data3 i;
                  dp_o \leftarrow dp_i(3);
                  dig o <= "0111";
              when "10" =>
                  s hex <= data2 i;</pre>
                  dp_o \leftarrow dp_i(2);
                  dig_o <= "1011";
              when "01" =>
                  s hex <= data1 i;</pre>
                  dp_o \leftarrow dp_i(1);
                  dig_o <= "1101";
              when others =>
                  s hex <= data0 i;</pre>
                  dp_o \leftarrow dp_i(0);
                  dig o <= "1110";
         end case;
    end process p_mux;
```

## Listing of VHDL testbench file tb\_driver\_7seg\_4digits:

```
architecture testbench of tb_driver_7seg_4digits is

-- Local constants
  constant c_CLK_100MHZ_PERIOD : time := 10 ns;


--Local signals
  signal s_clk_100MHz : std_logic;
```

```
signal s reset : std logic;
   signal s_data0 : std_logic_vector(4 - 1 downto 0);
   signal s data1 : std logic vector(4 - 1 downto 0);
   signal s_data2 : std_logic_vector(4 - 1 downto 0);
   signal s data3 : std logic vector(4 - 1 downto 0);
   signal s_dp_i : std_logic_vector(4 - 1 downto 0);
   signal s dp o : std logic;
   signal s_seg : std_logic_vector(7 - 1 downto 0);
   signal s_dig : std_logic_vector(4 - 1 downto 0);
begin
   -- Connecting testbench signals with driver_7seg_4digits entity
   -- (Unit Under Test)
   uut_driver_7seg_4digits : entity work.driver_7seg_4digits
   port map(
          clk
                => s clk 100MHZ,
          reset => s_reset,
          data0_i => s_data0,
          data1_i => s_data1,
          data2 i => s data2,
          data3_i => s_data3,
          dp_i => s_dp_i,
          dp o
                => s dp o,
          seg_o
               => s_seg,
          dig o => s dig
      );
   -- Clock generation process
                -----
   p_clk_gen : process
   begin
      while now < 750 ns loop
                            -- 75 periods of 100MHz clock
          s_clk_100MHz <= '0';
          wait for c CLK 100MHZ PERIOD / 2;
          s clk 100MHz <= '1';
          wait for c CLK 100MHZ PERIOD / 2;
      end loop;
      wait;
   end process p clk gen;
   -- Reset generation process
   ______
   p reset gen : process
```

begin

```
s_reset <= '0';</pre>
        wait for 128 ns;
        s_reset <= '1';</pre>
        wait for 53 ns;
        s_reset <= '0';</pre>
        wait;
    end process p_reset_gen;
    -- Data generation process
   p_stimulus : process
   begin
        report "Stimulus process started" severity note;
        --3.142
        s data3 <= "0011";
        s_data2 <= "0001";
        s_data1 <= "0100";
        s_data0 <= "0010";
        s dp i <= "0111";
        wait for 350 ns;
        s_data3 <= "0001";
        s data2 <= "0000";
        s_data1 <= "0001";
        s data0 <= "0000";
        report "Stimulus process finished" severity note;
        wait;
   end process p_stimulus;
end architecture testbench;
```

#### Screenshot with simulated time waveforms:



### Listing of VHDL architecture of the top layer:

```
entity top is
   Port(
        CLK100MHZ : in STD LOGIC;
        BTNC
                    : in STD_LOGIC;
                      in STD_LOGIC_VECTOR (16 - 1 downto 0);
        SW
        CA
                      out STD_LOGIC;
                      out STD LOGIC;
        CB
                      out STD_LOGIC;
                    : out STD_LOGIC;
        CD
        CE
                       out STD_LOGIC;
        CF
                    : out STD_LOGIC;
                    : out STD_LOGIC;
        CG
                    : out STD_LOGIC;
        DP
                    : out STD LOGIC VECTOR (8-1 downto 0)
        AN
    );
end top;
  Architecture body for top level
architecture Behavioral of top is
begin
    -- Instance (copy) of driver_7seg_4digits entity
    driver_seg_4 : entity work.driver_7seg_4digits
        port map(
            clk
                       => CLK100MHZ,
            reset
                       => BTNC,
```

```
data0 i(3) \Rightarrow SW(3),
           data0 i(2) \Rightarrow SW(2),
           data0_i(1) \Rightarrow SW(1),
           data0_i(0) \Rightarrow SW(0),
           data1 i(3) \Rightarrow SW(7),
           data1_i(2) \Rightarrow SW(6),
           data1_i(1) \Rightarrow SW(5),
           data1 i(0) \Rightarrow SW(4),
           data2 i(3) \Rightarrow SW(11),
           data2 i(2) \Rightarrow SW(10),
           data2_i(1) \Rightarrow SW(9),
           data2_i(0) \Rightarrow SW(8),
           data3_i(3) \Rightarrow SW(15),
           data3_i(2) \Rightarrow SW(14),
          data3_i(1) \Rightarrow SW(13),
           data3_i(0) \Rightarrow SW(12),
          dp_i => "0111",
dp_o => DP,
           seg_o(6) \Rightarrow CA,
          seg_o(5) \Rightarrow CB,
           seg_o(4) \Rightarrow CC,
          seg_o(3) \Rightarrow CD,
          seg_o(2) \Rightarrow CE,
          seg_o(1) \Rightarrow CF,
          seg_o(0) \Rightarrow CG,
          dig_o => AN(4 - 1 downto 0)
     );
-- Disconnect the top four digits of the 7-segment display
AN(7 downto 4) <= b"1111";
```

# 3. Eight-digit driver:

### Image of the driver schematic:

