#### ☐ Fabulec / Digital-electronics-1






Figure with connection of RGB LEDs on Nexys A7 board and completed table with color settings:



RGB LED	Artix-7 pin names	Red	Yellow	Green
LD16	N15, M16, R12	1,0,0	1,1,0	0,1,0
LD17	N16, R11, G14	1,0,0	1,1,0	0,1,0

# 2.Traffic light controllert:

### State diagram:



### Listing of VHDL code of sequential process p\_traffic\_fsm:

```
p_traffic_fsm : process(clk)
    begin
        if rising_edge(clk) then
           s_cnt <= c_ZERO;
                                      -- Clear all bits
            elsif (s_en = '1') then
               -- Every 250 ms, CASE checks the value of the s_state
                -- variable and changes to the next state according
                -- to the delay value.
               case s_state is
                    -- If the current state is STOP1, then wait 1 sec
                    -- and move to the next GO_WAIT state.
                    when STOP1 =>
                        -- Count up to c_DELAY_1SEC
                       if (s_cnt < c_DELAY_1SEC) then</pre>
                            s_cnt <= s_cnt + 1;</pre>
                            -- Move to the next state
                           s_state <= WEST_GO;</pre>
                           -- Reset local counter value
                           s_cnt <= c_ZERO;</pre>
                        end if;
                   when WEST_GO =>
                    -- Count up to c DELAY 1SEC
                       if (s_cnt < c_DELAY_4SEC) then</pre>
                           s_cnt <= s_cnt + 1;</pre>
                       else
                            -- Move to the next state
```

```
s_state <= WEST_WAIT;</pre>
                          -- Reset local counter value
                          s_cnt <= c_ZERO;</pre>
                      end if;
                 when WEST_WAIT =>
                 -- Count up to c_DELAY_1SEC
                      if (s_cnt < c_DELAY_2SEC) then</pre>
                          s_cnt <= s_cnt + 1;
                      else
                          -- Move to the next state
                          s_state <= STOP2;</pre>
                          -- Reset local counter value
                          s_cnt <= c_ZERO;</pre>
                      end if;
                 when STOP2 =>
                 -- Count up to c_DELAY_1SEC
                      if (s_cnt < c_DELAY_1SEC) then</pre>
                          s_cnt <= s_cnt + 1;</pre>
                      else
                          -- Move to the next state
                          s_state <= South_GO;</pre>
                          -- Reset local counter value
                          s_cnt <= c_ZERO;</pre>
                      end if;
                 when SOUTH_GO =>
                 -- Count up to c_DELAY_1SEC
                      if (s_cnt < c_DELAY_4SEC) then</pre>
                          s_cnt <= s_cnt + 1;
                      else
                          -- Move to the next state
                          s_state <= SOUTH_WAIT;</pre>
                          -- Reset local counter value
                          s_cnt <= c_ZERO;</pre>
                      end if;
                 when SOUTH WAIT =>
                 -- Count up to c_DELAY_1SEC
                      if (s_cnt < c_DELAY_2SEC) then</pre>
                          s_cnt <= s_cnt + 1;
                      else
                          -- Move to the next state
                          s_state <= STOP1;</pre>
                          -- Reset local counter value
                          s_cnt <= c_ZERO;</pre>
                      end if;
                 -- It is a good programming practice to use the
                 -- OTHERS clause, even if all CASE choices have
                 -- been made.
                 when others =>
                      s_state <= STOP1;</pre>
             end case;
        end if; -- Synchronous reset
    end if; -- Rising edge
end process p_traffic_fsm;
```

### Listing of VHDL code of combinatorial process p\_output\_fsm:

```
p_output_fsm : process(s_state)
begin


    case s_state is
    when STOP1 =>
        south_o <= "100"; -- Red (RGB = 100)
        west_o <= "100"; -- Red (RGB = 100)

    when WEST_GO =>
        south_o <= "100"; -- Red (RGB = 100)
        west_o <= "010"; -- Red (RGB = 100)

    when WEST_WAIT =>
        south_o <= "100";</pre>
```

west\_o <= "110";

#### Screenshot(s) of the simulation, from which it is clear that controller works correctly:




## 3.Smart controller:

#### State table:

Current state	Direction South	Direction West	Delay	No cars	Cars West	Cars South	Cars both directions
goS	green	red	at least 3 sec	goS	waitS	goS	waitS
waitS	yellow	red	0.5 sec	goW	goW	goW	goW
goW	red	green	at least 3 sec	goW	goW	waitW	waitW
waitW	red	yellow	0.5 sec	goS	goS	goS	goS

### State diagram:



### Listing of VHDL code of sequential process p\_smart\_traffic\_fsm:

```
p_smart_traffic_fsm : process(clk)
    begin
        if rising_edge(clk) then
                                         -- Synchronous reset-- Set initial state
             if (reset = '1') then
                  s_state <= goS ;
                  s_cnt <= c_ZERO;</pre>
                                           -- Clear all bits
             elsif (s_en = '1') then
                  case s_state is
                      when goS =>
                          if (s_cnt < c_DELAY_3SEC) then</pre>
                               s_cnt <= s_cnt + 1;</pre>
                          elsif (west_i = '1') then
                               -- Move to the next state
                               s_state <= waitS;</pre>
                               -- Reset local counter value
                               s_cnt <= c_ZERO;</pre>
                          end if;
                      when waitS =>
                          if (s_cnt < c_DELAY_0p5SEC) then</pre>
                               s_cnt <= s_cnt + 1;</pre>
                               -- Move to the next state
                               s_state <= goW;
                               -- Reset local counter value
                               s_cnt <= c_ZERO;</pre>
                          end if;
                      when goW =>
                          if (s_cnt < c_DELAY_3SEC) then</pre>
                               s_cnt <= s_cnt + 1;</pre>
                          elsif (south_i = '1') then
                               -- Move to the next state
                               s_state <= waitW;</pre>
                               -- Reset local counter value
                               s_cnt <= c_ZERO;</pre>
                           end if;
                      when waitW =>
                           -- WRITE YOUR CODE HERE
                          if (s_cnt < c_DELAY_0p5SEC) then</pre>
```