

$$qn + 1^D = d$$

D	Qn	Q(n+1)	Comments
0	0	0	Sampled and stored
0	1	0	Sampled and stored
1	0	1	Sampled and stored
1	1	1	Sampled and stored

Equation "JK":

$$qn+1^{JK}=j\overline{q}n\ +\overline{k}qn$$

J	K	Qn	Q(n+1)	Comments
0	0	0	0	No change
0	0	1	1	No change
0	1	0	0	Reset
0	1	1	0	Reset
1	0	0	1	Set
1	0	1	1	Set
1	1	0	1	Toggle
1	1	1	0	Toggle

Equation "T":

$$qn + 1^T = t\overline{q}n + \overline{t}qn$$

Т	Qn	Q(n+1)	Comments
0	0	0	No change

Т	Qn	Q(n+1)	Comments
0	1	1	No change
1	0	1	Invert (Toggle)
1	1	0	Invert (Toggle)

2.D latch:

VHDL code listing of the process p_d_latch :

```
entity d_latch1 is
    Port (
            en : in STD_LOGIC;
            arst : in STD_LOGIC;
                : in STD_LOGIC;
                 : out STD LOGIC;
            q_bar : out STD_LOGIC);
end d_latch1;
architecture Behavioral of d_latch1 is
begin
-- p_alarm:
-- A combinational process of alarm clock.
p_d_latch : process (d, arst, en)
begin
    if (arst = '1' ) then
        q <= '0';
        q_bar <= '1';</pre>
   elsif (en = '1') then
        q <= d;
        q bar <= not d;</pre>
    end if;
end process p_d_latch;
end Behavioral;
```

Listing of VHDL reset and stimulus processes from the testbench tb_d_latch:

```
-- Reset generation process
p_reset_gen : process
begin
         s arst <= '0';
        wait for 38 ns;
         -- Reset activated
         s arst <= '1';
         wait for 53 ns;
         --Reset deactivated
         s_arst <= '0';
        wait for 80 ns;
         s arst <= '1';
        wait;
end process p_reset_gen;
-- Data generation process
p stimulus : process
begin
        report "Stimulus process started" severity note;
        s_d <= '0';
        s_en <= '0';
        --d sekv
        wait for 10 ns;
        s d <= '1';
        wait for 10 ns;
        s_d <= '0';
        wait for 10 ns;
        s_d <= '1';
        wait for 10 ns;
        s d <= '0';
        wait for 5 ns;
        assert ((s_arst = '1') and (s_en = '0') and (s_q = '0') and (s_qbar = '1'))
        report "Test failed for reset high, en low when s_d = '0'" severity error;
```

```
wait for 5 ns;
s_d <= '1';
wait for 5 ns;
assert ((s arst = '1') and (s en = '0') and (s q = '0') and (s q bar = '1'))
report "Test failed for reset high, en low when s_d = '1'" severity error;
wait for 5 ns;
s_d <= '0';
--/d sekv
s_en <= '1';
--d sekv
wait for 10 ns;
s_d <= '1';
wait for 5 ns;
assert ((s_arst = '1') and (s_en = '1') and (s_q = '0') and (s_q_bar = '1'))
report "Test failed for reset high, en high when s d = '1'" severity error;
wait for 5 ns;
s d <= '0';
wait for 5 ns;
assert ((s_arst = '1') and (s_en = '1') and (s_q = '0') and (s_q_bar = '1'))
report "Test failed for reset high, en high when s_d = '0'" severity error;
wait for 5 ns;
s_d <= '1';
wait for 10 ns;
s d <= '0';
wait for 10 ns;
s_d <= '1';
wait for 5 ns;
assert ((s_arst = '0') and (s_en = '1') and (s_q = '1') and (s_q_bar = '0'))
report "Test failed for reset low, en high when s_d = '1'" severity error;
wait for 15 ns;
s d <= '0';
wait for 5 ns;
assert ((s_arst = '0') and (s_en = '1') and (s_q = '0') and (s_q_bar = '1'))
report "Test failed for reset low, en high when s d = '0'" severity error;
--/d sekv
--d sekv
wait for 5 ns;
```

```
s_d <= '1';
        wait for 5 ns;
        s_en <= '0';
        wait for 5 ns;
        s_d <= '0';
        wait for 10 ns;
        s d <= '1';
        wait for 10 ns;
        s_d <= '0';
        wait for 10 ns;
        s_d <= '1';
        wait for 10 ns;
        s d <= '0';
        --/d sekv
        report "Stimulus process finished" severity note;
       wait;
end process p stimulus;
```

Screenshot with simulated time waveforms:



3. Flip-flops:

```
VHDL code listing of the processes p_d_ff_arst ,
p_d_ff_rst , p_jk_ff_rst , p_t_ff_rst :
```

VHDL code listing of the process p_d_ff_arst :

```
entity tb_d_ff_arst is
-- Port ( );
end tb_d_ff_arst;
```

```
Architecture Behavioral of tb d ff arst is
signal s_en
                   :std_logic;
signal s_arst
                :std_logic;
signal s_d
                   :std_logic;
signal s_q :std_logic;
signal s_q_bar :std_logic;
begin
uut_d_ff_arst: entity work.d_ff_arst
port map(
    clk
           => s_en ,
    arst
           => s_arst ,
    d
           => s_d,
           => s_q ,
    q_bar => s_q_bar
        );
end Behavioral;
```

VHDL code listing of the process p_d_ff_rst

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity d_ff_rst is
    Port (
        clk : in STD_LOGIC;
        rst : in STD_LOGIC;
        d : in STD_LOGIC;
        q : out STD LOGIC;
        q_bar : out STD_LOGIC
    );
end d_ff_rst;
architecture Behavioral of d ff rst is
begin
    p_d_ff_rst : process (clk)
    begin
        if rising_edge(clk) then
            if (rst = '1') then
                q <= '0';
                q_bar <= '1';</pre>
            else
                q \leftarrow d;
```

```
q_bar <= not d;
end if;
end if;
end process p_d_ff_rst;
end Behavioral;</pre>
```

VHDL code listing of the process p_jk_ff_rst

```
entity jk_ff_rst is
Port (
           clk : in STD_LOGIC;
           rst : in STD_LOGIC;
           j
             : in STD_LOGIC;
                : in STD_LOGIC;
               : out STD LOGIC;
           q_bar : out STD_LOGIC);
end jk_ff_rst;
architecture Behavioral of jk_ff_rst is
signal s_q : std_logic;
begin
p_d_latch : process (clk)
begin
if rising_edge(clk) then
   if(rst = '1') then
        s_q <= '0';
   else
        if (j = '0') and k = '0') then
               s_q <= s_q;
        elsif (j = '0') and k = '1') then
                s_q <= '0';
        elsif (j = '1') and k = '0') then
                s_q <= '1';
        elsif (j = '1') and k = '1') then
                s_q <= not s_q ;</pre>
        end if;
   end if;
```

```
end if;
end process p_d_latch;

q    <= s_q;
q_bar    <= not s_q;
end Behavioral;</pre>
```

VHDL code listing of the process p_t_ff_rst

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity t_ff_rst is
    Port (
        clk : in STD_LOGIC;
        rst : in STD_LOGIC;
            : in STD_LOGIC;
             : out STD_LOGIC;
        q bar : out STD LOGIC
    );
end t_ff_rst;
architecture Behavioral of t_ff_rst is
    signal s_q : std_logic;
begin
p_t_ff_rst : process (clk)
begin
    if rising_edge(clk) then
        if (rst = '1') then
            s_q <= '0';
        elsif (t = '1') then
            s_q \leftarrow not s_q;
        end if;
    end if;
end process p_t_ff_rst;
q \le s_q;
q_bar <= not s_q;</pre>
```

```
end Behavioral;
```

Listing of VHDL clock, reset and stimulus processes from the testbench files:

tb_d_ff_arst

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity tb_d_ff_arst is
end tb_d_ff_arst;
architecture Behavioral of tb d ff arst is
    constant c_CLK_100MHZ_PERIOD : time := 10 ns;
    --Local signals
    signal s_clk_100MHz : std_logic;
   signal s_arst : std_logic;
   signal s_d
                      : std_logic;
   signal s_q : std_logic;
signal s_q_bar : std_logic;
begin
   uut_d_ff_arst : entity work.d_ff_arst
        port map(
            clk => s_clk_100MHz,
            arst => s_arst,
                  => s_d,
                  => s_q,
            q_bar => s_q_bar
        );
    -- Clock generation process
   p_clk_gen : process
   begin
        while now < 40 ms loop
            s_clk_100MHz <= '0';
            wait for c_CLK_100MHZ_PERIOD / 2;
            s_clk_100MHz <= '1';
```

```
wait for c CLK 100MHZ PERIOD / 2;
   end loop;
   wait;
end process p_clk_gen;
______
-- Reset generation process
                      -----
p_reset_gen : process
   begin
      s_arst <= '0';
      wait for 28 ns;
      -- Reset activated
      s arst <= '1';
      wait for 13 ns;
      --Reset deactivated
      s_arst <= '0';
      wait for 17 ns;
      s arst <= '1';
      wait for 33 ns;
      wait for 660 ns;
      s_arst <= '1';
      wait;
end process p reset gen;
-- Data generation process
______
p stimulus : process
begin
   report "Stimulus process started" severity note;
   s_d <= '0';
   --d sekv
   wait for 14 ns;
   s_d <= '1';
   wait for 2 ns;
   assert ((s_arst = '0') and (s_q = '1') and (s_q_bar = '0'))
   report "Test failed for reset low, after clk rising when s_d = '1'" severity
   wait for 8 ns;
   s d <= '0';
```

```
wait for 6 ns;
          --assert()
          --report "";
          wait for 4 ns;
          s_d <= '1';
          wait for 10 ns;
          s d <= '0';
          wait for 10 ns;
          s_d <= '1';
          wait for 5 ns;
          -- verify that reset is truly asynchronous
          assert ((s_arst = '1') and (s_q = '0') and (s_q_bar = '1'))
          report "Test failed for reset high, before clk rising when s_d = '1'" severi
          wait for 5 ns;
          s d <= '0';
          --/d sekv
          --d sekv
          wait for 14 ns;
          s d <= '1';
          wait for 10 ns;
          s d <= '0';
          wait for 10 ns;
          s_d <= '1';
          wait for 10 ns;
          s_d <= '0';
          wait for 10 ns;
          s_d <= '1';
          wait for 10 ns;
          s d <= '0';
          --/d sekv
          report "Stimulus process finished" severity note;
          wait;
      end process p_stimulus;
  end Behavioral;
tb d ff rst
```

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
```

```
entity tb_d_ff_rst is
end tb_d_ff_rst;
architecture Behavioral of tb d ff rst is
   constant c CLK 100MHZ PERIOD : time := 10 ns;
   --Local signals
   signal s_clk_100MHz : std_logic;
   signal s_rst : std_logic;
   signal s_d
                  : std_logic;
   signal s_q : std_logic;
signal s_q_bar : std_logic;
begin
   uut_d_ff_rst : entity work.d_ff_rst
      port map(
         clk => s_clk_100MHz,
         rst
              => s_rst,
         d
               => s_d,
               => s_q,
         q bar => s q bar
      );
   ______
   -- Clock generation process
   ______
   p_clk_gen : process
   begin
      while now < 40 ms loop
         s clk 100MHz <= '0';
         wait for c CLK 100MHZ PERIOD / 2;
         s_clk_100MHz <= '1';
         wait for c_CLK_100MHZ_PERIOD / 2;
      end loop;
      wait;
   end process p clk gen;
    .-----
   -- Reset generation process
    p_reset_gen : process
      begin
         s rst <= '0';
         wait for 28 ns;
```

```
-- Reset activated
       s rst <= '1';
       wait for 13 ns;
       --Reset deactivated
       s_rst <= '0';
       wait for 17 ns;
       s_rst <= '1';
       wait for 33 ns;
       wait for 660 ns;
       s_rst <= '1';
       wait;
end process p_reset_gen;
______
-- Data generation process
_____
p_stimulus : process
begin
   report "Stimulus process started" severity note;
   s d <= '0';
   --d sekv
   wait for 14 ns;
   s_d <= '1';
   wait for 2 ns;
   assert ((s_rst = '0') \text{ and } (s_q = '1') \text{ and } (s_q_bar = '0'))
   report "Test failed for reset low, after clk rising when s_d = '1'" severity
   wait for 8 ns;
   s_d <= '0';
   wait for 6 ns;
   --assert()
   --report "";
   wait for 4 ns;
   s_d <= '1';
   wait for 10 ns;
   s d <= '0';
   wait for 10 ns;
   s d <= '1';
   wait for 5 ns;
   -- verify that reset is truly synchronous
```

```
assert ((s_rst = '1') and (s_q = '1') and (s_q_bar = '0'))
          report "Test failed for reset high, before clk rising when s_d = '1'" severi
          wait for 5 ns;
          s_d <= '0';
          --/d sekv
          --d sekv
          wait for 14 ns;
          s_d <= '1';
          wait for 10 ns;
          s_d <= '0';
          wait for 10 ns;
          s_d <= '1';
          wait for 10 ns;
          s d <= '0';
          wait for 10 ns;
          s_d <= '1';
          wait for 10 ns;
          s_d <= '0';
          --/d sekv
          report "Stimulus process finished" severity note;
          wait;
      end process p_stimulus;
  end Behavioral;
tb_jk_ff_rst
  library IEEE;
  use IEEE.STD LOGIC 1164.ALL;
```

```
signal s_clk_100MHz
https://github.com/Fabulec/Digital-electronics-1/tree/main/07-ffs
```

--Local signals

architecture Behavioral of tb_jk_ff_rst is

constant c_CLK_100MHZ_PERIOD : time := 10 ns;

: std_logic;

entity tb_jk_ff_rst is

end tb_jk_ff_rst;

```
signal s_rst : std_logic;
   signal s_j : std_logic;
signal s_k : std_logic;
   signal s_q : std_logic;
   signal s_q_bar : std_logic;
begin
uut_jk_ff_rst : entity work.jk_ff_rst
      port map(
          clk => s_clk_100MHz,
          rst
               => s_rst,
          j
                 => s_j,
          k
                => s_k,
                => s q,
          q_bar => s_q_bar
      );
   -- Clock generation process
   ______
   p_clk_gen : process
   begin
      while now < 40 ms loop
          s clk 100MHz <= '0';
          wait for c_CLK_100MHZ_PERIOD / 2;
          s_clk_100MHz <= '1';
          wait for c CLK 100MHZ PERIOD / 2;
      end loop;
      wait;
   end process p_clk_gen;
   -- Reset generation process
   ______
    p_reset_gen : process
      begin
          s_rst <= '0';
          wait for 18 ns;
          -- Reset activated
          s_rst <= '1';
          wait for 13 ns;
          --Reset deactivated
          s rst <= '0';
          wait for 47 ns;
```

```
s rst <= '1';
                      wait for 33 ns;
                      wait for 660 ns;
                       s_rst <= '1';
                      wait;
  end process p_reset_gen;
-- Data generation process
p_stimulus : process
begin
           report "Stimulus process started" severity note;
           s_j <= '0';
           s k <= '0';
           --d sekv
           wait for 38 ns;
           assert ((s_rst = '0') and (s_j = '0') and (s_k = '0') and (s_q = '0') and (s_q = '0')
           report "Test 'no change' failed for reset low, after clk rising when s_j = '
           wait for 2 ns;
           s_j <= '1';
           s_k <= '0';
           wait for 6 ns;
           assert ((s rst = '0') and (s j = '1') and (s k = '0') and (s q = '1') and (s
           report "Test 'set' failed for reset low, after clk rising when s_j = '1' and
           wait for 1 ns;
           s_j <= '0';
           s k <= '1';
           wait for 13 ns;
           assert ((s_rst = '0') and (s_j = '0') and (s_k = '1') and (s_q = '0') and (
           report "Test 'reset' failed for reset low, after clk rising when s_j = '0' a
           wait for 1 ns;
           s j <= '1';
           s_k <= '0';
           wait for 7 ns;
           s j <= '1';
           s_k <= '1';
          wait for 8 ns;
           assert ((s rst = '0') and (s j = '1') and (s k = '1') and (s q = '0') and (s
```

```
report "Test 'toggle' failed for reset low, after clk rising when s_j = '1'
          wait for 2 ns;
          s_j <= '0';
          s_k <= '0';
          wait for 7 ns;
          s_j <= '0';
          s_k <= '1';
          wait for 7 ns;
          s_j <= '1';
          s_k <= '0';
          wait for 7 ns;
          s_j <= '1';
          s_k <= '1';
          --assert()
          --report "";
          report "Stimulus process finished" severity note;
         wait;
      end process p_stimulus;
  end Behavioral;
tb_t_ff_rst
  library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  entity tb_t_ff_rst is
  end tb_t_ff_rst;
  architecture Behavioral of tb t ff rst is
      constant c CLK 100MHZ PERIOD : time := 10 ns;
      --Local signals
      signal s_clk_100MHz : std_logic;
      signal s_rst : std_logic;
      signal s_t : std_logic;
      signal s_q
                   : std_logic;
```


```
signal s q bar : std logic;
begin
uut_t_ff_rst : entity work.t_ff_rst
       port map(
           clk
                  => s_clk_100MHz,
           rst
                  => s_rst,
           t
                  => s t,
                  => s_q,
           q_bar => s_q_bar
       );
   -- Clock generation process
   _____
   p_clk_gen : process
   begin
       while now < 40 ms loop
           s_clk_100MHz <= '0';
           wait for c CLK 100MHZ PERIOD / 2;
           s_clk_100MHz <= '1';
           wait for c_CLK_100MHZ_PERIOD / 2;
       end loop;
       wait;
   end process p_clk_gen;
   -- Reset generation process
    p_reset_gen : process
       begin
           s_rst <= '0';
           wait for 18 ns;
           -- Reset activated
           s rst <= '1';
           wait for 13 ns;
           --Reset deactivated
           s_rst <= '0';
           wait for 47 ns;
           s rst <= '1';
           wait for 33 ns;
           wait for 660 ns;
           s_rst <= '1';
```

```
wait;
end process p_reset_gen;
-- Data generation process
______
p stimulus : process
begin
   report "Stimulus process started" severity note;
   s t <= '0';
   --d sekv
   wait for 38 ns;
   assert ((s rst = '0') and (s t = '0') and (s q = '0') and (s q bar = '1'))
   report "Test 'no change' failed for reset low, after clk rising when s_t = '
   wait for 2 ns;
   s_t <= '1';
   wait for 6 ns;
   assert ((s_rst = '0') and (s_t = '1') and (s_q = '1') and (s_q_bar = '0'))
   report "Test 'toggle' failed for reset low, after clk rising when s_t = '1'"
   wait for 1 ns;
   s_t <= '0';
   wait for 13 ns;
   assert ((s_rst = '0') and (s_t = '0') and (s_q = '1') and (s_q_bar = '0'))
   report "Test 'no change' failed for reset low, after clk rising when s_t = '
   wait for 1 ns;
   s_t <= '1';
   wait for 5 ns;
   assert ((s_rst = '0') and (s_t = '1') and (s_q = '0') and (s_q_bar = '1'))
   report "Test 'toggle' failed for reset low, after clk rising when s_t = '1'"
   wait for 12 ns;
   s t <= '0';
   wait for 7 ns;
   s_t <= '1';
   wait for 7 ns;
   s_t <= '0';
   wait for 7 ns;
   s_t <= '1';
   --assert()
   --report "";
```


```
report "Stimulus process finished" severity note;
    wait;
end process p_stimulus;
end Behavioral;
```

Screenshot, with simulated time waveforms:


tb_d_ff_arst




tb_d_ff_rst



tb_jk_ff_rst



tb_t_ff_rst



4. Shift register:

Image of the shift register schematic:

