
#### ☐ Fabulec / Digital-electronics-1



### Digital-electronics-1

https://github.com/Fabulec/Digital-electronics-1

## Lab 8: Traffic light controller:

## 1. Preparation tasks:

### Completed state table:

Input P	0	0	1	1	0	1	0	1	1	1	1	0
Clock	1	1	1	1	1	1	1	1	1	1	1	1
State	Α	А	В	С	С	D	А	В	С	D	В	В
Output												





Figure with connection of RGB LEDs on Nexys A7 board and completed table with color settings:




RGB LED	Artix-7 pin names	Red	Yellow	Green
LD16	N15, M16, R12	1,0,0	1,1,0	0,1,0
LD17	N16, R11, G14	1,0,0	1,1,0	0,1,0

⋮≣ README.md



### 2. Irattic light controllert:

State diagram:



### Listing of VHDL code of sequential process p\_traffic\_fsm:

```
p_traffic_fsm : process(clk)
   begin
       if rising edge(clk) then
           elsif (s_en = '1') then
               -- Every 250 ms, CASE checks the value of the s_state
               -- variable and changes to the next state according
               -- to the delay value.
               case s_state is
                   -- If the current state is STOP1, then wait 1 sec
                   -- and move to the next GO WAIT state.
                   when STOP1 =>
                       -- Count up to c_DELAY_1SEC
                       if (s_cnt < c_DELAY_1SEC) then</pre>
                           s_cnt <= s_cnt + 1;</pre>
                       else
                           -- Move to the next state
                           s state <= WEST GO;
                           -- Reset local counter value
                           s_cnt <= c_ZERO;</pre>
                       end if;
                   when WEST GO =>
```

```
-- Count up to c DELAY 1SEC
    if (s_cnt < c_DELAY_4SEC) then</pre>
        s_cnt <= s_cnt + 1;</pre>
    else
        -- Move to the next state
        s state <= WEST WAIT;</pre>
        -- Reset local counter value
        s_cnt <= c_ZERO;</pre>
    end if:
when WEST WAIT =>
-- Count up to c_DELAY_1SEC
    if (s_cnt < c_DELAY_2SEC) then</pre>
        s_cnt <= s_cnt + 1;
    else
        -- Move to the next state
        s_state <= STOP2;</pre>
        -- Reset local counter value
        s cnt <= c ZERO;
    end if;
when STOP2 =>
-- Count up to c_DELAY_1SEC
    if (s_cnt < c_DELAY_1SEC) then</pre>
        s_cnt <= s_cnt + 1;</pre>
    else
        -- Move to the next state
        s_state <= South_GO;</pre>
        -- Reset local counter value
        s_cnt <= c_ZERO;</pre>
    end if;
when SOUTH GO =>
-- Count up to c_DELAY_1SEC
    if (s_cnt < c_DELAY_4SEC) then</pre>
        s_cnt <= s_cnt + 1;
    else
        -- Move to the next state
        s_state <= SOUTH_WAIT;</pre>
        -- Reset local counter value
        s cnt <= c ZERO;
    end if;
when SOUTH_WAIT =>
-- Count up to c_DELAY_1SEC
    if (s cnt < c DELAY 2SEC) then
        s_cnt <= s_cnt + 1;
    else
        -- Move to the next state
        s state <= STOP1;
        -- Reset local counter value
```


## Listing of VHDL code of combinatorial process p\_output\_fsm:

```
p_output_fsm : process(s_state)
   begin
       case s_state is
           when STOP1 =>
               south o <= "100"; -- Red (RGB = 100)
               west_o <= "100"; -- Red (RGB = 100)
           when WEST GO =>
               south_o <= "100"; -- Red (RGB = 100)
               west o <= "010"; -- Red (RGB = 100)
           when WEST WAIT =>
               south_o <= "100";
               west_o <= "110";
           when STOP2 =>
               south o <= "100";
               west_o <= "100";
            when SOUTH GO =>
                 south_o <= "010";
                west o <= "100";
           when SOUTH WAIT =>
               south o <= "101";
               west_o <= "100";
           when others =>
               south_o <= "100";
                                   -- Red
```

```
west_o <= "100"; -- Red
end case;
end process p_output_fsm;
end architecture Behavioral;</pre>
```

# Screenshot(s) of the simulation, from which it is clear that controller works correctly:






### 3.Smart controller:

#### State table:

Current state	Direction South	Direction West	Delay	No cars	Cars West	Cars South	Cars both directions
goS	green	red	at least 3 sec	goS	waitS	goS	waitS
waitS	yellow	red	0.5 sec	goW	goW	goW	goW

Current gow;	Direction Sவூth	Direction	Delay least 3 sec	No goW	Cars gow	Cars waitW	Cars both di waitw is
waitW	red	yellow	0.5 sec	goS	goS	goS	goS

### State diagram:



# Listing of VHDL code of sequential process p\_smart\_traffic\_fsm:

```
when goS =>
                      if (s_cnt < c_DELAY_3SEC) then</pre>
                           s_cnt <= s_cnt + 1;</pre>
                      elsif (west_i = '1') then
                           -- Move to the next state
                           s state <= waitS;</pre>
                           -- Reset local counter value
                           s_cnt <= c_ZERO;</pre>
                      end if:
                  when waitS =>
                      if (s_cnt < c_DELAY_0p5SEC) then</pre>
                           s_cnt <= s_cnt + 1;
                      else
                           -- Move to the next state
                           s state <= goW;
                           -- Reset local counter value
                           s_cnt <= c_ZERO;</pre>
                      end if;
                  when goW =>
                      if (s_cnt < c_DELAY_3SEC) then</pre>
                           s_cnt <= s_cnt + 1;</pre>
                      elsif (south i = '1') then
                           -- Move to the next state
                           s state <= waitW;</pre>
                           -- Reset local counter value
                           s_cnt <= c_ZERO;</pre>
                      end if;
                  when waitW =>
                      -- WRITE YOUR CODE HERE
                      if (s_cnt < c_DELAY_0p5SEC) then</pre>
                           s_cnt <= s_cnt + 1;</pre>
                      else
                           -- Move to the next state
                           s_state <= goS;</pre>
                           -- Reset local counter value
                           s_cnt <= c_ZERO;</pre>
                      end if;
                 when others =>
                      s_state <= goS;</pre>
             end case;
         end if; -- Synchronous reset
    end if; -- Rising edge
end process p_smart_traffic_fsm;
```