

## Module C1:




XOR AND OR NOT 0 0 Α0 Α 1 0 1 1 Α1 1 SA В 0 В 1 1 0 1 0 В0 0 Α 1 0 В1 В В 1 0 SB Α C S0 C Α **S1** 0 0 0 0

# Module C2:




	MUX2	MUX4
D00	А	А
D01	В	В
D10	-	С
D11	-	D
A1	0	Select[1]
B1	0	0
Α0	Select	Select[0]
В0	1	1

# Module S2:




	reg
D00	Out
D01	In
D10	-
D11	-
Α0	0
A1	0
В0	Enable
B1	Out

## Full Adder:




## Bit Multiplier:




- To implement Adder and Multiplier, we just cascaded the Full adder and bit multiplier respectively.

### 2's complement:




#### Absolute:




## To do multiplication:

- First we multiply absolute of 2 numbers.
- Then according to bit sign, it may be needed to complement result.

### One-Hot multiplexer:



### Comparator:



#### **Arithmetic:**

- Numbers are 5-bit fixed-point floats. 1 sign bit, 1 integer bit and 3 fractional bits.

#### Datapath:

- Same as previous CA, the design is attached to 'doc'.
- 'W' and 'X' which are weights and layer inputs respectively will be read from file to increase flexibility.

#### Controller:

- Controller logic is same as previous CA, but to re-implement using ACT modules, we used these modules:
  - o Register
  - Comparator
  - o One-Hot Multiplexer

Where all implementations are mentioned before.

- The diagram can be found in the next page.

