

# Experiment 2 – Sequential Synthesis and FPGA Programming

Matin  
Bazrafshan,  
810100093

Mohammad Amin  
Yousefi,  
810100236

**Abstract**— This document is a report for experiment 2 of Digital Design Laboratory at ECE department at University of Tehran. The purpose of this experiment is to design a sequence detector and synthesize on an FPGA .

**Keywords**—DE1 FPGA Sequence Detector, OnePulser, Orthogonal Finite State Machine, Quartus, Serial Transmitter

## I. INTRODUCTION

In this experiment we will design a sequence detector with a finite state machine with Verilog and implement it on an FPGA.

## II. SERIAL TRANSMITTER




Fig. 1 schematic view of serial transmitter

### A. One Pulser

One pulser is module which provides a clock-enable signal as output which is active in only one clock, so we can use it when we want to use a button as a clock, in a single push button, we have many clock due to its high frequency so we need a one-pulser. Clock-enable is used when we want to implement our circuit on an FPGA. On any push button, it creates only a single clock.




Fig. 2 One-Pulser States diagram

```
1 module one_pulser (  
2     input clkPB,clk,rst,  
3     output reg SP  
4 );  
5 parameter A = 0, B = 1, C = 2;  
6 reg [1:0] pstate,nstate;  
7 initial pstate = A;  
8 always @(pstate, clkPB) begin  
9     SP = 0;  
10    case (pstate)  
11        A: nstate = clkPB ? B : A;  
12        B: begin  
13            nstate = C;  
14            SP = 1;  
15        end  
16        C: nstate = clkPB ? C : A;  
17        default: nstate = A;  
18    endcase  
19 end  
20 always @(posedge clk, posedge rst) begin  
21     if(rst)  
22         pstate <= A;  
23     else  
24         pstate <= nstate;  
25     end  
26 endmodule
```

Fig. 3 One-Pulser Verilog code

```
1 module one_pulse_TB;  
2     wire out;  
3     reg LP,clk = 0;  
4     one_pulser op(LP,clk,out);  
5     always begin  
6         #5 clk = ~clk;  
7     end  
8     initial begin  
9         #7 LP = 1;  
10        #100 LP = 0;  
11    end  
12  
13 endmodule
```

Fig. 4 One-Pulser Test Bench Verilog Code




Fig. 5 One-Pulser Waveform

### B. Orthogonal Finite State Machine

Orthogonal FSM consists a Moore state machine and a counter. The sequence detector detects 110101 on its SerIn input and after it receives it, SerOutValid becomes 1, After that, the counter will be enabled and will count for the next 10 consecutive clock cycles. During all these time the serOutvalid remains one and SerOut will be displayed on output.




Fig. 6 sequence detector state diagram

```

1 module sequence_detector (
2     input clk,rst,clkEN,cout,SerIn,
3     output SerOut,
4     output reg SerOutValid,inc_cnt,rst_cnt
5 );
6 parameter A = 0, B = 1, C = 2, D = 3, E = 4, F = 5, G = 6;
7 reg [2:0] pstate,nstate;
8 initial pstate = A;
9 always @(pstate, SerIn, cout) begin
10     {inc_cnt, rst_cnt, SerOutValid} = 3'b000;
11     $display("%d",pstate);
12     case(pstate)
13         A: nstate = SerIn ? B : A;
14         B: nstate = SerIn ? C : A;
15         C: nstate = SerIn ? C : D;
16         D: nstate = SerIn ? E : A;
17         E: nstate = SerIn ? B : F;
18         F: begin
19             rst_cnt = 1;
20             nstate = SerIn ? G : A;
21         end
22         G: begin
23             inc_cnt = 1;
24             SerOutValid = 1;
25             if(cout == 1 && SerIn == 1)
26                 nstate = B;
27             else if(cout == 1 && SerIn == 0)
28                 nstate = A;
29             else if(cout == 0)
30                 nstate = G;
31         end
32         default nstate = A;
33     endcase
34 end
35
36 assign SerOut = SerIn;
37
38 always @(posedge clk, posedge rst) begin
39     if(rst)
40         pstate <= A;
41     else if(clkEN)
42         pstate <= nstate;
43 end
44 endmodule

```

Fig. 7 sequence detector Verilog code

```

1 module four_bit_counter(
2     input clk,rst_cnt, inc_cnt, clkEN,
3     output reg [3:0] po, output cout
4 );
5
6 always@ (posedge clk) begin
7     if(rst_cnt)
8         po <= 4'b0000;
9     else if(inc_cnt && clkEN)
10         po <= po + 1;
11 end
12
13 assign cout = (po == 4'b1001) ? 1 : 0;
14
15 endmodule

```

Fig. 8 4-bit counter Verilog code

```

1 module seq_TB;
2   reg clkEN=0,SerIn,clk = 0,rst,cout = 0;
3   wire SerOut,SerOutValid,inc_cnt,rst_cnt;
4
5   sequence_detector sd(clk,rst,clkEN,cout,SerIn,SerOut
6   | | | | | ,SerOutValid,inc_cnt,rst_cnt);
7
8   always begin
9     #5 clk = ~clk;
10
11  end
12
13  initial begin
14    #23 SerIn = 1;
15    #23 SerIn = 0;
16
17    #23 clkEN = 1; SerIn = 0; #5 clkEN = 0;
18
19
20    #23 clkEN = 1; SerIn = 1; #5 clkEN = 0;
21    #23 clkEN = 1; SerIn = 1; #5 clkEN = 0;
22    #23 clkEN = 1; SerIn = 0; #5 clkEN = 0;
23    #23 clkEN = 1; SerIn = 1; #5 clkEN = 0;
24    #23 clkEN = 1; SerIn = 0; #5 clkEN = 0;
25    #23 clkEN = 1; SerIn = 1; #5 clkEN = 0;
26
27    #23 clkEN = 1; SerIn = 1; #5 clkEN = 0;
28    #23 clkEN = 1; SerIn = 0; #5 clkEN = 0;
29
30    #23 clkEN = 1; cout = 1; #5 clkEN = 0;
31    #23 SerIn = 1;
32  end
33 endmodule

```

Fig. 9 sequence detector test bench Verilog code

### C. Seven Segment Display

This module is used to display 4-bit counter output as a HEX number on FPGA.

```

1 module hex_display (
2   input [3:0] data_in,
3   output reg [6:0] hex
4 );
5   always@(data_in) begin
6     case (data_in)
7       4'b0000: hex <= 7'b1000000;
8       4'b0001: hex <= 7'b1111001;
9       4'b0010: hex <= 7'b0100100;
10      4'b0011: hex <= 7'b0110000;
11      4'b0100: hex <= 7'b0011001;
12      4'b0101: hex <= 7'b0010110;
13      4'b0110: hex <= 7'b0000010;
14      4'b0111: hex <= 7'b1111000;
15      4'b1000: hex <= 7'b0000000;
16      4'b1001: hex <= 7'b0010000;
17      4'b1010: hex <= 7'b0001000;
18      4'b1011: hex <= 7'b0000011;
19      4'b1100: hex <= 7'b1000110;
20      4'b1101: hex <= 7'b0100001;
21      4'b1110: hex <= 7'b0000110;
22      4'b1111: hex <= 7'b0001110;
23      default: hex <= 7'b1000000;
24    endcase
25  end
26 endmodule

```

Fig. 10 sequence detector test bench Verilog code

### D. Connecting All modules and Writing a Test Bench

Writing a test bench to test all modules together.

```

1 module data_path(input clk, rst, clkPB, SerIn, output [7:0] out, output SerOutValid, SerOut);
2
3   wire clkEN, rst_counter, inc_cnt, cout;
4   wire [3:0] cnt_out;
5
6   four_bit_counter FourBitCounter(clk, rst_counter, inc_cnt, clkEN, cnt_out, cout);
7
8   one_pulser OnePulser(clkPB, clk, rst, clkEN);
9
10  hex_display HexDisplay(cnt_out, out);
11
12  sequence_detector SequenceDetector (clk, rst, clkEN, cout, SerIn, SerOut, SerOutValid, inc_cnt, rst_counter);
13
14 endmodule

```

Fig. 11 All modules connected Verilog code




Fig. 12 All modules connected Waveform

```

1 module totall_TB;
2   reg clock = 0,reset,clkPB,SerIn;
3   wire [6:0] display;
4   wire valid, SerOut;
5   data_path dp(clock,reset,clkPB,SerIn,display,valid,SerOut);
6
7   always begin
8     #1 clock = ~clock;
9   end
10
11   initial begin
12     #5 SerIn = 0;
13     #10 clkPB = 1;
14     #10 clkPB = 0;
15
16     #5 SerIn = 1;
17     #10 clkPB = 1;
18     #10 clkPB = 0;
19
20     #5 SerIn = 1;
21     #10 clkPB = 1;
22     #10 clkPB = 0;
23
24     #5 SerIn = 0;
25     #10 clkPB = 1;
26     #10 clkPB = 0;
27
28     #5 SerIn = 1;
29     #10 clkPB = 1;
30     #10 clkPB = 0;
31
32     #5 SerIn = 0;
33     #10 clkPB = 1;
34     #10 clkPB = 0;
35
36     #5 SerIn = 1;
37     #10 clkPB = 1;
38     #10 clkPB = 0;
39
40     #10 clkPB = 1;
41     #10 clkPB = 0;
42
43     #10 clkPB = 1;
44     #10 clkPB = 0;
45
46     #10 clkPB = 1;
47     #10 clkPB = 0;
48
49     #10 clkPB = 1;
50     #10 clkPB = 0;
51
52     #10 clkPB = 1;
53     #10 clkPB = 0;
54
55     #10 clkPB = 1;
56     #10 clkPB = 0;
57
58     #10 clkPB = 1;
59     #10 clkPB = 0;
60
61     #10 clkPB = 1;
62     #10 clkPB = 0;
63
64     #10 clkPB = 1;
65     #10 clkPB = 0;
66
67     #10 clkPB = 1;
68     #10 clkPB = 0;
69
70     #10 clkPB = 1;
71     #10 clkPB = 0;
72
73     #100 $stop;
74   end
75 endmodule

```

Fig. 13 All modules connected test bench Verilog code

### III. SYNTHESIS AND FPGA IMPLEMENTATION

In this part we should synthesize design on Quartus and implement it on DE1 FPGA.




Fig. 14 DE1 FPGA board counted up to 3 with SerOutValid and showing SerIn on SerOut




Fig. 15 DE1 FPGA board counted up to 10 with SerOutValid and showing SerIn on SerOut

The leftmost LED is for SerOutValid and the rightmost is SerOut which displays SerIn directly.  
 The second Seven Segment Displayed is used to show counter output, which counts from 0 to 10, which is equal to A in HEX.  
 Counter will be reset in second last state.




Fig. 16 designed circuit pin planner schematic