Experiment 2 – Sequential Synthesis and FPGA Programming

Matin Bazrafshan, 810100093 Mohammad Amin Yousefi, 810100236

Abstract— This document is a report for experiment 2 of Digital Design Laboratory at ECE department at University of Tehran. The purpose of this experiment is to design a sequence detector and synthesize on an FPGA .

Keywords—DE1 FPGA Sequence Detector, OnePulser, Orthogonal Finite State Machine, Quartus, Serial Transmitter

I. INTRODUCTION

In this experiment we will design a sequence detector with a finite state machine with Verilog and implement it on an FPGA.

II. SERIAL TRANSMITTER




Fig. 1 schematic view of serial transmitter

A. One Pulser

One pulser is module which provides a clock-enable signal as output which is active in only one clock, so we can use it when we want to use a button as a clock, in a single push button, we have many clock due to its high frequency so we need a one-pulser. Clock-enable is used when we want to implement our circuit on an FPGA. On any push button, it creates only a single clock.




Fig. 2 One-Pulser States diagram

```
odule one pulser (
    input clkPB,clk,rst,
    output reg SP
    parameter A = 0, B = 1, C = 2;
    reg [1:0] pstate,nstate;
    initial pstate = A;
    always @(pstate, clkPB) begin
        case (pstate)
            A: nstate = clkPB ? B : A;
            B: begin
                    nstate = C;
            C: nstate = clkPB ? C : A;
            default: nstate = A;
    always @(posedge clk, posedge rst) begin
        if(rst)
            pstate <= A;
            pstate <= nstate;</pre>
endmodule
```

Fig. 3 One-Pulser Verilog code

Fig. 4 One-Pulser Test Bench Verilog Code




Fig. 5 One-Pulser Waveform

B. Orthogonal Finite State Machine

Orthogonal FSM consists a Moore state machine and a counter. The sequence detector detects 110101 on its SerIn input and after it receives it, SerOutValidbecomes 1, After that, the counter will be enabled and will count for the next 10 consecutive clock cycles. During all these time the serOutvalid remains one and SerOut will be displayed on output.




Fig. 6 sequence detector state diagram

```
input clk,rst,clkEN,cout,SerIn,
output SerOut,
output reg SerOutValid,inc cnt,rst cnt
parameter A = 0, B = 1, C = 2, D = 3, E = 4, F = 5, G = 6;
reg [2:0] pstate, nstate;
initial pstate = A;
always @(pstate, SerIn, cout) begin
   {inc_cnt, rst_cnt, SerOutValid} = 3'b000;
$display("%d",pstate);
   case(pstate)
       A: nstate = SerIn ? B : A;
       E: nstate = SerIn ? B : F;
        F: begin
            nstate = SerIn ? G : A;
        G: begin
            inc_cnt = 1;
            SerOutValid = 1;
            if(cout == 1 && SerIn == 1)
            else if(cout == 1 && SerIn == 0)
            else if(cout == 0)
                nstate = G:
       default nstate = A;
assign SerOut = SerIn;
always @(posedge clk, posedge rst) begin
       pstate <= A;
    else if(clkEN)
       pstate <= nstate;</pre>
```

Fig. 7 sequence detector Verilog code

Fig. 8 4-bit counter Verilog code

```
dule sea TB;
 reg clkEN=0,SerIn,clk = 0,rst,cout = 0;
 wire SerOut,SerOutValid,inc_cnt,rst_cnt;
 sequence_detector sd(clk,rst,clkEN,cout,SerIn,SerOut
                          ,SerOutValid,inc cnt,rst cnt);
     #5 clk = ~clk;
     #23 SerIn = 1;
     #23 SerIn = 0;
     #23 clkEN = 1; SerIn = 0; #5 clkEN = 0;
     #23 clkEN = 1; SerIn = 1; #5 clkEN = 0;
     #23 clkEN = 1; SerIn = 1; #5 clkEN = 0;
     #23 clkEN = 1; SerIn = 0; #5 clkEN = 0;
     #23 clkEN = 1; SerIn = 1; #5 clkEN = 0;
     #23 clkEN = 1; SerIn = 0; #5 clkEN = 0;
     #23 clkEN = 1; SerIn = 1; #5 clkEN = 0;
     #23 clkEN = 1; SerIn = 1; #5 clkEN = 0;
     #23 clkEN = 1; SerIn = 0; #5 clkEN = 0;
     #23 clkEN = 1; cout = 1; #5 clkEN = 0;
     #23 SerIn = 1;
```

Fig. 9 sequence detector test bench Verilog code

C. Seven Segment Display

This module is used to display 4-bit counter output as a HEX number on FPGA.

```
module hex display (
    input [3:0] data_in,
    output reg [6:0] hex
    always@(data in) begin
        case (data in)
            4'b0000: hex <= 7'b10000000;
            4'b0001: hex <= 7'b1111001;
            4'b0010: hex <= 7'b0100100;
            4'b0011: hex <= 7'b0110000;
            4'b0100: hex <= 7'b0011001;
            4'b0101: hex <= 7'b0010110;
            4'b0110: hex <= 7'b0000010;
            4'b0111: hex <= 7'b1111000;
            4'b1000: hex <= 7'b00000000;
            4'b1001: hex <= 7'b0010000;
            4'b1010: hex <= 7'b0001000;
            4'b1011: hex <= 7'b00000011;
            4'b1100: hex <= 7'b1000110;
            4'b1101: hex <= 7'b0100001;
            4'b1110: hex <= 7'b0000110;
            4'b1111: hex <= 7'b0001110;
            default: hex <= 7'b1000000;
    end
endmodule
```

Fig. 10 sequence detector test bench Verilog code

D. Connecting All modules and Writing a Test Bench Writing a test bench to test all modules together.

```
module data_path(input clk, rst, clkPB, serIn, output [7:0] out, output serOutValid, serOut);

wire clkEN, rst_counter, inc_cnt, cout;

wire [3:0] cnt_out;

four_bit_counter FourBitCounter(clk, rst_counter, inc_cnt, clkEN, cnt_out, cout);

one_pulser OnePulser(clkPB, clk, rst, clkEN);

hex_display HexDisplay(cnt_out, out);

sequence_detector SequenceDetector (clk, rst, clkEN, cout, SerIn, SerOutValid, inc_cnt, rst_counter);

endmodule
```

Fig. 11 All modules connected Verilog code




Fig. 12 All modules connected Waveform

```
dule totall_TB;
            reg clock = 0,reset,clkPB,SerIn;
wire [6:0] display;
             wire valid, SerOut;
             data_path_dp(clock,reset,clkPB,SerIn,display,valid,SerOut);
             always begin
#1 clock = ~clock;
11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 77 45 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 77 77 27 77 47
             initial begin
#5 SerIn = 0;
                  #10 clkPB = 1;
#10 clkPB = 0;
                  #5 SerIn = 1;
                  #10 clkPB = 1;
#10 clkPB = 0;
                  #5 SerIn = 1;
                  #10 clkPB = 1;
                  #10 clkPB = 0;
                  #5 SerIn = 0;
                  #10 clkPB = 1;
                  #10 clkPB = 0;
                  #5 SerIn = 1;
                  #10 clkPB = 1;
#10 clkPB = 0;
                  #5 SerIn = 0;
                  #10 clkPB = 1;
#10 clkPB = 0;
                   #5 SerIn = 1;
                  #10 clkPB = 1;
#10 clkPB = 0;
                   #10 clkPB = 1;
                   #10 clkPB = 0;
                  #10 clkPB = 1;
                  #10 clkPB = 0;
                  #10 clkPB = 1;
                  #10 clkPB = 0;
                  #10 clkPB = 1;
#10 clkPB = 0;
                  #10 clkPB = 1;
                  #10 clkPB = 0;
                  #10 clkPB = 1;
#10 clkPB = 0;
                  #10 clkPB = 1;
#10 clkPB = 0;
                  #10 c1kPB = 1;
                  #10 c1kPB = 0;
                  #10 clkPB = 1;
                  #10 clkPB = 0;
                   #10 clkPB = 1;
                   #10 clkPB = 0;
                  #10 clkPB = 1;
                   #10 clkPB = 0;
             #100 $stop;
```

Fig. 13 All modules connected test bench Verilog code

III. SYNTHESIS AND FPGA IMPLEMENTATION

In this part we should synthesize design on Quartus and implement it on DE1 FPGA.



Fig. 14 DE1 FPGA board counted up to 3 with SerOutValid and showing SerIn on SerOut



Fig. 15 DE1 FPGA board counted up to 10 with SerOutValid and showing SerIn on SerOut

The leftmost LED is for SerOutValid and the rightmost is SerOut which displays SerIn directly.

The second Seven Segment Displayed is used to show counter output, which counts from 0 to 10, which is equal to A in HEX. Counter will be reset in second last state.




Fig. 16 designed circuit pin planner schematic