

Computer Science Department



CS504

Digital Logic & Computer Organization

Lecture 7


Lecture Outline (Chapter 4)

- **★** Combinational Circuits (Section 4.2)
- **★** Analysis Procedure (Section 4.3)
- **★** Design Procedure (Section 4.4)
 - BCD-to-Excess-3 Converter
 - Seven-Segment Decoder
- **★ Binary Adder (Section 4.5)**
 - Half-Adder
 - Full Adder
 - Carry Propagate Adder
 - Carry Propagation
 - Carry Look-Ahead Generator
 - 4-bit Carry Look-Ahead Adder (CLAA)

Combinational Circuits

★ Output is function of input only

i.e. no feedback



When input changes, output may change (after a delay)


Combinational Circuits (2)

★ Analysis

- Given a circuit, find out its function
- Function may be expressed as:
 - Boolean function
 - Truth table


★ Design

- Given a desired function, determine its circuit
- Function may be expressed as:
 - Boolean function
 - **♦** Truth table




Analysis Procedure

★ Boolean Expression Approach




Analysis Procedure (2)




A B C	F_{I}	F_2
0 0 0	0	0

Analysis Procedure (3)




ABC	F_{I}	F_2
0 0 0	0	0
0 0 1	1	0

Analysis Procedure (4)




A B C	F_{I}	F_2
0 0 0	0	0
0 0 1	1	0
0 1 0	1	0

Analysis Procedure (5)




A B C	F_I	F_2
0 0 0	0	0
0 0 1	1	0
0 1 0	1	0
0 1 1	0	1

Analysis Procedure (6)




A B C	F_{I}	F_2
0 0 0	0	0
0 0 1	1	0
0 1 0	1	0
0 1 1	0	1
1 0 0	1	0

Analysis Procedure (7)




A B C	F_{I}	F_2
0 0 0	0	0
0 0 1	1	0
0 1 0	1	0
0 1 1	0	1
1 0 0	1	0
1 0 1	0	1

Analysis Procedure (8)



A	B	C	F_1	F_2
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1

Analysis Procedure (9)



$$F_1 = AB'C' + A'BC' + A'B'C + ABC$$

$$F_2 = AB + AC + BC$$

Design Procedure

★ Given a problem statement:


- Determine the number of inputs and outputs
- Derive the truth table
- Simplify the Boolean expression for each output
- Produce the required circuit

Example:


Design Procedure (2)

★ BCD-to-Excess-3 Converter


A B C D	w x y z
0 0 0 0	0 0 1 1
0 0 0 1	0 1 0 0
0 0 1 0	0 1 0 1
0 0 1 1	0 1 1 0
0 1 0 0	0 1 1 1
0 1 0 1	1 0 0 0
0 1 1 0	1 0 0 1
0 1 1 1	1 0 1 0
1 0 0 0	1 0 1 1
1 0 0 1	1 1 0 0
1 0 1 0	X X X X
1 0 1 1	X X X X
1 1 0 0	X X X X
1 1 0 1	X X X X
1 1 1 0	X X X X
1111	X X X X








$$y = C'D' + CD$$



$$x = B'C+B'D+BC'D'$$



$$z = D'$$

Design Procedure (3)

★ The simplified functions in SOP form

$$z = D'$$

$$y = CD + C'D'$$

This two-level implementation requires 7 AND gates, 3 OR gates and 3 inverter gates for variables *B*, *C*, and *D*.

$$\mathbf{x} = \mathbf{B'C} + \mathbf{B'D} + \mathbf{BC'D'}$$

$$\mathbf{w} = \mathbf{A} + \mathbf{BC} + \mathbf{BD}$$

★ Another implementation by algebraic manipulation

$$z = D'$$

$$y = CD + C'D' = CD + (C+D)'$$

This three-level implementation requires 4 AND gates, 4 OR gates and 3 inverter gates for variables *B*, *D* and the sum term (C+D). (Better)


$$x = B'C + B'D + BC'D' = B'(C+D) + B(C+D)'$$

$$\mathbf{w} = \mathbf{A} + \mathbf{B}\mathbf{C} + \mathbf{B}\mathbf{D} = \mathbf{A} + \mathbf{B}(\mathbf{C} + \mathbf{D})$$

Design Procedure (4)

★ BCD-to-Excess-3 Converter

A B C D	w x y z
0 0 0 0	0 0 1 1
0 0 0 1	0 1 0 0
0 0 1 0	0 1 0 1
0 0 1 1	0 1 1 0
0 1 0 0	0 1 1 1
0 1 0 1	1 0 0 0
0 1 1 0	1 0 0 1
0 1 1 1	1 0 1 0
1 0 0 0	1 0 1 1
1 0 0 1	1 1 0 0
1 0 1 0	X X X X
1 0 1 1	X X X X
1 1 0 0	X X X X
1 1 0 1	X X X X
1 1 1 0	X X X X
1111	X X X X





$$w = A + B(C+D)$$
 $y = (C+D)' + CD$
 $x = B'(C+D) + B(C+D)'$ $z = D'$


Design Procedure (5)


★ Seven-Segment Decoder

w x y z	abcdefg
0 0 0 0	1111110
0 0 0 1	0110000
0 0 1 0	1101101
0 0 1 1	1111001
0 1 0 0	0110011
0 1 0 1	1011011
0 1 1 0	1011111
0 1 1 1	1110000
1 0 0 0	1111111
1 0 0 1	1111011
1 0 1 0	XXXXXXX
1 0 1 1	XXXXXXX
1 1 0 0	XXXXXXX
1 1 0 1	XXXXXXX
1 1 1 0	XXXXXXX
1111	XXXXXXX











$$b = \dots$$

$$c = \dots$$


$$d = \dots$$


Binary Adder


★ Half Adder

- Adds 1-bit plus 1-bit
- Produces Sum and Carry

x y	C S
0 0	0 0
0 1	0 1
1 0	0 1
1 1	1 0









Binary Adder (2)

★ Full Adder


- Adds 1-bit plus 1-bit plus 1-bit
- Produces Sum and Carry

x y z	C S
0 0 0	0 0
0 0 1	0 1
0 1 0	0 1
0 1 1	1 0
1 0 0	0 1
1 0 1	1 0
1 1 0	1 0
1 1 1	1 1






$$S = xy'z'+x'yz'+x'y'z+xyz = x \oplus y \oplus z$$




$$C = xy + xz + yz$$




X

Binary Adder (3)



Binary Adder (4)

★ Full Adder



Binary Adder (5)

★ Full Adder






Fig. 4-8 Implementation of Full Adder with Two Half Adders and an OR Gate

Binary Adder (6)



Binary Adder (7)


★ Carry Propagate Adder



Carry Propagation

- **★** This is also called Ripple Carry Adder (RCA), because of the construction with full adders are connected in cascade.
- **★** This causes a unstable factor on carry bit, and produces a longest propagation delay.
- ★ The signal from C_i to the output carry C_{i+1} , propagates through an AND and OR gates, so, for an n-bit RCA, there are 2n gate levels for the carry to propagate from input to output.
- **★** Because the propagation delay will affect the output signals on different time, so the signals are given enough time to get the precise and stable outputs.
- **★** The most widely used technique employs the principle of carry look-ahead to improve the speed of the algorithm.

Carry Look-Ahead Generator



 G_i : Carry Generate because it produces a carry regardless of the input carry C_i

 P_i : Carry Propagate because it determines whether a carry into a stage i will propagate into a stage i+1

Output sum and carry

$$S_{i} = P_{i} \bigoplus C_{i}$$
 $C_{i+1} = G_{i} + P_{i}C_{i}$
 $C_{0} = input \ carry$
 $C_{1} = G_{0} + P_{0}C_{0}$
 $C_{2} = G_{1} + P_{1}C_{1} = G_{1} + P_{1}G_{0} + P_{1}P_{0}C_{0}$
 $C_{3} = G_{2} + P_{2}C_{2} = G_{2} + P_{2}G_{1} + P_{2}P_{1}G_{0} + P_{2}P_{1}P_{0}C_{0}$

 \star C_3 does not have to wait for C_2 and C_1 to propagate.

Carry Look-Ahead Generator (2)

 $\star C_3$ is propagated at the same time as C_2 and C_1 .




Fig. 4-11 Logic Diagram of Carry Lookahead Generator

4-bit Carry Look-Ahead Adder (CLAA)

★ Delay time of n-bit CLAA = XOR + (AND + OR) + XOR




Fig. 4-12 4-Bit Adder with Carry Lookahead

The End

Questions?