

Dual 2-Line To 4-Line Decoders/Demultiplexers

1 Features

- Operating voltage range of 4.5 V to 5.5 V
- Outputs can drive up to 10 LSTTL loads
- Low power consumption, 80-µA max I_{CC}
- Typical $t_{pd} = 10 \text{ ns}$
- ±4-mA output drive at 5 V
- Low input current of 1 µA max
- Inputs are TTL-voltage compatible
- Designed specifically for high-speed memory decoders and data-transmission systems
- Incorporate two enable inputs to simplify cascading and/or data reception


2 Description

The 'HCT139 devices are designed for highperformance memory-decoding or data-routing applications requiring very short propagation delay times.

Device Information⁽¹⁾

ORDERABLE PART NUMBER	PACKAGE†	BODY SIZE (NOM)				
	N (PDIP, 16)	19.31 mm × 6.35 mm				
SN74HCT139	D (SOIC, 16)	9.90 mm × 3.90 mm				
	DB (SSOP, 16)	6.2 mm x 5.3 mm				
	PW (TSSOP, 16)	5.00 mm × 4.40 mm				
SNJ54HCT139	J (CDIP, 16)	24.38 mm × 6.92 mm				
	W (CFP, 16)	10.3 mm x 1.65 mm				

For all available packages, see the orderable addendum at the end of the data sheet.



A. Pin numbers shown are for the D, DB, J, N, PW, and W packages.

Logic Diagram (Positive Logic)



Table of Contents

1 Features1	8.2 Functional Block Diagram7
2 Description1	-
3 Revision History2	9 Power Supply Recommendations
4 Description (continued)3	10 Layout
5 Pin Configuration and Functions3	10.1 Layout Guidelines
6 Specifications4	11 Device and Documentation Support9
6.1 Absolute Maximum Rating4	11.1 Documentation Support
6.2 Recommended Operating Conditions ⁽¹⁾	11.2 Receiving Notification of Documentation Updates
6.3 Thermal Information4	11.3 Support Resources
6.4 Electrical Characteristics5	11.4 Trademarks
6.5 Switching Characteristics5	11.5 Electrostatic Discharge Caution
6.6 Operating Characteristics5	11.6 Glossary9
7 Parameter Measurement Information6	12 Mechanical, Packaging, and Orderable
8 Detailed Description7	Information
8.1 Overview7	

3 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (September 2003) to Revision E (August 2022)

Page



4 Description (continued)

The 'HCT139 devices comprise two individual 2-line to 4-line decoders in a single package. The active-low enable (G) input can be used as a data line in demultiplexing applications. These decoders/demultiplexers feature fully buffered inputs, each of which represents only one normalized load to its driving circuit.

5 Pin Configuration and Functions





Figure 5-1. SN54HCT139 J or W Package SN74HCT139 D, DB, N, or PW Package Top View



A. NC - No internal connection

Figure 5-2. SN54HCT139 FK Package Top View



6 Specifications

6.1 Absolute Maximum Rating

over operating free-air temperature range (unless otherwise noted)(1)

		·	MIN	MAX	UNIT
V _{CC}	Supply voltage range	-0.5	7	V	
I _{IK}	Input clamp current ⁽²⁾	$V_I < 0 \text{ or } V_I > V_{CC}$		±20	mA
I _{OK}	Output clamp current ⁽²⁾	V _O < 0 or VO> V _{CC}		±20	mA
Io	Continuous output current	V _O = 0 to V _{CC}		±25	mA
	Continuous current through V _{CC} or GND			±50	mA
TJ	Junction Temperature			150	°C
T _{stg}	Storage temperature range		-65	150	°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 Recommended Operating Conditions(1)

			SN54HCT139 SN74HCT139						UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	ONII
V _{CC}	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage	V _{CC} = 4.5 V to 5.5 V	2			2			V
V _{IL}	Low-level input voltage	V _{CC} = 4.5 V to 5.5 V			0.8			0.8	V
VI	Input voltage		0		V _{CC}	0		V _{CC}	V
Vo	Output voltage	Output voltage				0		V _{CC}	V
t _t	Input transition (rise and fall			500			500	ns	
T _A	Operating free-air temperatu	ire	-55		125	-40		85	°C

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

6.3 Thermal Information

		D (SOIC)	DB (SSOP)	N (PDIP)	PW (TSSOP)	
THERMAL ME	ETRIC ⁽¹⁾	16 PINS	16 PINS	16 PINS	16 PINS	UNIT
R _{θJA} Package thermal impedance		73	82	67	108	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.

⁽²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



6.4 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

DAE	RAMETER	TEST CC	NDITIONS	V	T	_A = 25°C		SN54HC	T139	SN74HC	T139	UNIT
FAR	VAIVIETER	1231 00	MUITIONS	V _{cc}	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONIT
V _{OH}	High level output	V _I = V _{IH}	I _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		4.4		V
VOH	voltage	or V _{IL}	I _{OH} = -4 mA	4.5 V	3.98	4.3		3.7		3.84		
V	Low level output	V _I = V _{IH}	I _{OL} = 20 μΑ	4.V		0.001	0.1		0.1		0.1	V
V _{OL}	voltage	or V _{IL}	IO _L = 4 mA	7. V		0.17	0.26		0.4		0.33	V
I	Input leakage current V	V _I = V _{CC} or 0		5.5 V		±0.1	±100		±1000		±1000	nA
I _{CC}	Supply current	V _I = V _{CC} or 0	I _O = 0	5.5 V			8		160		80	μA
ΔI _{CC} (1)	Supply- Current Change	2.4 V,	Other inputs at 0 or			1.4	2.4		3		2.9	mA
C _i	Input Capacitance			4.5 V to 5.5 V		3	10		10		10	pF

⁽¹⁾ This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or V_{CC}.

6.5 Switching Characteristics

over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 7-1)

PARAMETER	FROM	то	V _{cc}	T,	_λ = 25°C		SN54HC	Т139	SN74HC	T139	UNIT
PARAMETER	(INPUT)	(OUTPUT)	v CC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONIT
	A or B	V	4.5 V		14	34		51		43	
	AUID	1	5.5 V		12	30		50		40	no
t _{pd}	G	V	4.5 V		11	34		51		43	ns
	G	ľ	5.5 V		10	30		50		40	
•		V	4.5 V		8	15		22		19	ns
l t		Ţ	5.5 V		6	14		21		17	115


6.6 Operating Characteristics

T_Δ = 25°C

		PARAMETER	TEST CONDITIONS	TYP	UNIT
Γ	C _{pd}	Power dissipation capacitance per decoder	No load	25	pF



7 Parameter Measurement Information



- A. C_L includes probe and test-fixture capacitance.
- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r = 6 \text{ ns}$, $t_f = 6 \text{ ns}$.
- C. The outputs are measured one at a time with one input transition per measurement.
- D. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 7-1. Load Circuit and Voltage Waveforms

8 Detailed Description

8.1 Overview

The 'HCT139 devices are designed for high performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders can minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay time of these decoders and the enable time of the memory usually are less than the typical access time of the memory. This means that the effective system delay introduced by the decoders is negligible.

8.2 Functional Block Diagram




Figure 8-1. Function Diagram

8.3 Device Functional Modes

Table 8-1. Function Table

	INPUTS ⁽¹⁾		OUTPUTS ⁽²⁾								
G	SEL	ECT		0011-013							
G	В А		Y0	Y2	Y3						
Н	Х	X	Н	Н	Н	Н					
L	L	L	L	Н	Н	Н					
L	L	Н	Н	L	Н	Н					
L	Н	L	Н	Н	L	Н					
L	Н	Н	Н	Н	Н	L					

- (1) H = High Voltage Level, L = Low Voltage Level, X = Don't Care
- (2) H = Driving High, L = Driving Low, Z = High Impedance State



9 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- μ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

10 Layout

10.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.

11 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

11.1 Documentation Support

11.1.1 Related Documentation

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 30-Jul-2024

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing		Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74HCT139D	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	-40 to 85	HCT139	
SN74HCT139DBR	ACTIVE	SSOP	DB	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HT139	Samples
SN74HCT139DR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	HCT139	Samples
SN74HCT139N	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HCT139N	Samples
SN74HCT139PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	HT139	Samples
SN74HCT139PWT	OBSOLETE	TSSOP	PW	16		TBD	Call TI	Call TI	-40 to 85	HT139	

(1) The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

www.ti.com 30-Jul-2024

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 25-Sep-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HCT139DBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74HCT139DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74HCT139PWR	TSSOP	PW	16	2000	330.0	12.4	6.85	5.45	1.6	8.0	12.0	Q1
SN74HCT139PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HCT139PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com 25-Sep-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HCT139DBR	SSOP	DB	16	2000	356.0	356.0	35.0
SN74HCT139DR	SOIC	D	16	2500	356.0	356.0	35.0
SN74HCT139PWR	TSSOP	PW	16	2000	366.0	364.0	50.0
SN74HCT139PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74HCT139PWR	TSSOP	PW	16	2000	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Sep-2024

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74HCT139N	N	PDIP	16	25	506	13.97	11230	4.32
SN74HCT139N	N	PDIP	16	25	506	13.97	11230	4.32

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-150.





NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated