

CMOS Static RAM 256K (32K x 8-Bit)

IDT71256SA

Features

- 32K x 8 advanced high-speed CMOS static RAM
- Commercial (0° to 70°C) and Industrial (-40° to 85°C) temperature options
- Equal access and cycle times
 - Commercial and Industrial: 12/15/20/25ns
- One Chip Select plus one Output Enable pin
- Bidirectional data inputs and outputs directly TTL-compatible
- Low power consumption via chip deselect
- Commercial product available in 28-pin 300- and 600-mil Plastic DIP, 300 mil Plastic SOJ and TSOP packages
- Industrial product available in 28-pin 300 mil Plastic SOJ and TSOP packages


Description

The IDT71256SA is a 262,144-bit high-speed Static RAM organized as 32K x 8. It is fabricated using IDT's high-perfomance, high-reliability CMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs.

The IDT71256SA has an output enable pin which operates as fast as 6ns, with address access times as fast as 12ns. All bidirectional inputs and outputs of the IDT71256SA are TTL-compatible and operation is from a single 5V supply. Fully static asynchronous circuitry is used, requiring no clocks or refresh for operation.

The IDT71256SA is packaged in 28-pin 300- and 600-mil Plastic DIP, 28-pin 300 mil Plastic SOJ and TSOP.


Functional Block Diagram




FEBRUARY 2001

©2000 Integrated Device Technology, Inc. DSC-2948/07

Pin Configurations



DIP/SOJ Top View



TSOP Top View

Absolute Maximum Ratings(1)

Symbol	Rating	Value	Unit
Vcc	Supply Voltage Relative to GND	-0.5 to +7.0	٧
VTERM	Terminal Voltage Relative to GND	-0.5 to VCC+0.5	V
TBIAS	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-55 to +125	°C
Рт	Power Dissipation	1.0	W
ЮИТ	DC Output Current	50	mA

NOTE:

2948 tbl 02

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
may cause permanent damage to the device. This is a stress rating only and
functional operation of the device at these or any other conditions above those
indicated in the operational sections of this specification is not implied. Exposure
to absolute maximum rating conditions for extended periods may affect
reliability.

Truth Table (1,2)

<u></u> C S	ŌĒ	WE	I/O	Function	
L	L	Н	DATAout	Read Data	
L	Х	L	DATAIN	Write Data	
L	Н	Н	High-Z Outputs Disabled		
Н	Χ	Χ	High-Z	Deselected - Standby (ISB)	
VHC ⁽³⁾	Х	Χ	High-Z	Deselected - Standby (ISB1)	

2948 tbl 03

NOTES

- 1. $H = V_{IH}$, $L = V_{IL}$, x = Don't care.
- 2. VLC = 0.2V, VHC = VCC -0.2V.
- 3. Other inputs $\geq VHC$ or $\leq VLC$.

Recommended Operating Temperature and Supply Voltage

Grade Temperature		GND	Vcc
Commercial	0°C to +70°C	0V	4.5V ± 5.5V
Industrial	-40°C to +85°C	0V	4.5V ± 5.5V

2948 tbl 01

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Ground	0	0	0	٧
VIH	Input High Voltage	2.2	_	Vcc +0.5	٧
VIL	Input Low Voltage	-0.5 ⁽¹⁾	_	0.8	٧

NOTE:

2948 tbl 04

1. V_{IL} (min.) = -1.5V for pulse width less than 10ns, once per cycle.

DC Electrical Characteristics

 $(Vcc = 5.0V \pm 10\%)$

			IDT71256SA		
Symbol	Parameter	Test Conditions	Min. Max.		Unit
Iu	Input Leakage Current	Vcc = Max., Vin = GND to Vcc	_	5	μA
ILO	Output Leakage Current	Vcc = Max., $\overline{\text{CS}}$ = ViH, Vout = GND to Vcc	_	5	μA
Vol	Output Low Voltage	IOL = 8mA, VCC = Min.	_	0.4	V
Vон	Output High Voltage	IOH = -4mA, VCC = Min.	2.4	_	V

2948 tbl 05

2948 tbl 08

DC Electrical Characteristics(1)

 $(Vcc = 5.0V \pm 10\%, Vlc = 0.2V, VHc = Vcc-0.2V)$

Symbol	Parameter	71256SA12	71256SA15	71256SA20	71256SA25	Unit
Icc	$\frac{\text{Dynamic Operating Current}}{\text{CS}} \leq \text{VIL, Outputs Open, Vcc} = \text{Max., f} = \text{fmax}^{(2)}$	160	150	145	145	mA
ISB	Standby Power Supply Current (TTL Level) $\overline{\text{CS}} \geq \text{V}_{\text{H}}$, Outputs Open, Vcc = Max., f = fmax ⁽²⁾	50	40	40	40	mA
ISB1	Standby Power Supply Current (CMOS Level) $\overline{CS} \ge V$ HC, Outputs Open, VCC = Max., f = $0^{(2)}$, V IN $\le V$ LC or V IN $\ge V$ HC	15	15	15	15	mA

NOTES: 2948 tbl 06

- 1. All values are maximum guaranteed values.
- 2. fmax = 1/trc (all address inputs are cycling at fmax); f = 0 means no address input lines are changing.

AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

Capacitance

(TA = +25°C, f = 1.0MHz, SOJ package)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	7	pF
Cvo	I/O Capacitance	Vout = 3dV	7	pF

NOTE:

2948 tbl 07

 This parameter is guaranteed by device characterization, but not production tested.




Figure 1. AC Test Load




Figure 2. AC Test Load (for tclz, tolz, tchz, tohz, tow, and twhz)

*Including jig and scope capacitance.

AC Electrical Characteristics (Vcc = 5.0V ± 10%)


AU L	AC Electrical Characteristics (vcc = 5.0v ± 10%)									
		7125	6SA12	71256SA15		71256SA20		71256SA25		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	<i>y</i> cle									
trc	Read Cycle Time	12	_	15	_	20		25	_	ns
taa	Address Access Time	_	12		15	_	20		25	ns
tacs	Chip Select Access Time	_	12	_	15	_	20	_	25	ns
tcLz ⁽¹⁾	Chip Select to Output in Low-Z	4		4	_	4	_	4	_	ns
tcHz ⁽¹⁾	Chip Select to Output in High-Z	0	6	0	7	0	10	0	11	ns
toe	Output Enable to Output Valid	_	6	_	7	_	10	_	11	ns
toLz ⁽¹⁾	Output Enable to Output in Low-Z	0	_	0	_	0		0	_	ns
tонz ⁽¹⁾	Output Disable to Output in High-Z	0	6	0	6	0	8	0	10	ns
tон	Output Hold from Address Change	3		3	_	3	_	3	_	ns
tPU ⁽¹⁾	Chip Select to Power Up Time	0		0		0		0	_	ns
tPD ⁽¹⁾	Chip Deselect to Power Down Time	_	12	_	15	_	20	_	25	ns
Write Cy	ycle	•								
twc	Write Cycle Time	12		15	_	20		25	_	ns
taw	Address Valid to End-of-Write	9		10	_	15		20	_	ns
tcw	Chip Select to End-of-Write	9		10		15		20	_	ns
tas	Address Set-up Time	0		0	_	0		0	_	ns
twp	Write Pulse Width	8	—	10	—	15		20	_	ns
twr	Write Recovery Time	0		0		0		0	_	ns
tow	Data Valid to End-of-Write	6		7	_	11		13	_	ns
tDH	Data Hold Time	0		0	_	0		0	_	ns
tow ⁽¹⁾	Output Active from End-of-Write	4		4	_	4	_	4	_	ns
twhz ⁽¹⁾	Write Enable to Output in High-Z	0	6	0	6	0	10	0	11	ns

NOTE


1. This parameter is guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.

2948 tbl 09

Timing Waveform of Read Cycle No. 1⁽¹⁾




Timing Waveform of Read Cycle No. 2^(1,2,4)




NOTES:

- 1. WE is HIGH for Read Cycle.
- 2. Device is continuously selected, \overline{CS} is LOW.
- 3. Address must be valid prior to or coincident with the later of $\overline{\text{CS}}$ transition LOW; otherwise tax is the limiting parameter.
- 4. $\overline{\text{OE}}$ is LOW.
- 5. Transition is measured ±200mV from steady state.

Timing Waveform of Write Cycle No. 1 (WE Controlled Timing)(1,2,4)




Timing Waveform of Write Cycle No. 2 (CS Controlled Timing)(1,4)




NOTES:

- 1. A write occurs during the overlap of a LOW $\overline{\text{CS}}$ and a LOW $\overline{\text{WE}}$.
- 2. $\overline{\text{OE}}$ is continuously $\overline{\text{HiGH}}$. If during a $\overline{\text{WE}}$ controlled write cycle $\overline{\text{OE}}$ is LOW, twp must be greater than or equal to twHz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{\text{OE}}$ is HIGH during a $\overline{\text{WE}}$ controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified twp.
- 3. During this period, I/O pins are in the output state, and input signals must not be applied.
- 4. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 5. Transition is measured ±200mV from steady state.

Ordering Information — Commercial



Ordering Information — Industrial



08/09/00

Datasheet Document History

1/7/00 Updated to new format

> Pp. 1, 3, 4, 7 Revised Industrial Temperature range offerings

Pg. 6 Removed Note No. 1 for Write Cycle diagrams, renumbered footnotes and notes

Added Datasheet Document History Pg. 8 Not recommended for new designs

02/01/01 Removed "Not recommended for new designs"



CORPORATE HEADQUARTERS

2975 Stender Way Santa Clara, CA 95054

for SALES: 800-345-7015 or 408-727-6116 fax:408-492-8674

www.idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

for Tech Support: sramhelp@idt.com 800 544-7726, x4033