


FEATURES

- Fast access time: 8/12/15 ns (max.)
- Low operating power consumption : 100 mA (typical)
- Single 5V power supply
- All inputs and outputs TTL compatible
- Fully static operation
- Three state outputs
- Package: 32-pin 300 mil SOJ

32-pin 8x20mm TSOP-I

FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0 - A15	Address Inputs
I/O1 - I/O8	Data Inputs/Outputs
CE1	Chip Enable 1 input
CE2	Chip Enable 2 input
WE	Write Enable Input
OE OE	Output Enable Input
V_{CC}	Power Supply
V_{SS}	Ground
NC	No Connection


GENERAL DESCRIPTION


The UT61512 is a 524,288-bit high-speed CMOS static random access memory organized as 655,036 words by 8 bits. It is fabricated using high performance, high reliability CMOS technology.

The UT61512 is designed for high-speed system applications. It is particularly suited for use in high-density high-speed system applications.

The UT61512 operates from a single 5V power supply and all inputs and outputs are fully TTL compatible.

PIN CONFIGURATION





UTRON TECHNOLOGY INC.

P80021

1F, No. 11, R&D Rd. II, Science-Based Industrial Park, Hsinchu, Taiwan, R. O. C. TEL: 886-3-5777882 FAX: 886-3-5777919



ABSOLUTE MAXIMUM RATINGS*

PARAMETER	SYMBOL	RATING	UNIT
Terminal Voltage with Respect to Vss	VTERM	-0.5 to +6.5	V
Operating Temperature	TA	0 to +70	
Storage Temperature	Tstg	-65 to +150	
Power Dissipation	PD	1	W
DC Output Current	lout	50	mA
Soldering Temperature (under 10 sec)	Tsolder	260	

^{*}Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.

TRUTH TABLE

MODE	CE 1	CE2	ŌE	WE	I/O OPERATION	SUPPLY CURRENT
Standby	Н	Х	Х	Х	High - Z	ISB,ISB1
Standby	X	L	X	Х	High -Z	ISB,ISB1
Output Disable	L	Н	Н	Н	High - Z	Icc
Read	L	Н	L	Н	D оит	Icc
Write	L	Н	Χ	L	Din	Icc

Note: H = VIH, L=VIL, X = Don't care.

DC ELECTRICAL CHARACTERISTICS ($VCC = 5.0V \pm 10\%$, TA = 0 to 70

PARAMETER	SYMBOL	TEST CONDITION		MIN.	MAX.	UNIT	
Input High Voltage	ViH		2.2	Vcc+0.5	V		
Input Low Voltage	VIL						
Input Leakage Current	ILI	Vss Vin Vcc		- 1	1	μΑ	
Output Leakage Current	ILO	Vss Vi/o Vcc		- 1	1	μΑ	
		CE1 = VIH or CE2 = VIL					
		or $\overline{OE} = VIH \text{ or } \overline{WE} = VIH \text{ or } \overline{VE} = VIH \text{ or } \overline$					
Output High Voltage	Voн	Iон = - 4mA		2.4	-	V	
Output Low Voltage	Vol	I _{OL} = 8mA		ı	0.4	V	
Operating Power	Icc	CE1 = VIL, CE2 = VIH	- 8	-	190	mΑ	
Supply Current		I _{I/O} = 0mA , Cycle=Min.	- 12	-	160	mΑ	
			- 15	-	140	mΑ	
Standby Power	IsB	CE1 = VIH or CE2 = VIL		-	30	mΑ	
Supply Current	I _{SB1}	CE1 Vcc-0.2V or		-	5	mΑ	
		CE2 0.2V					

Notes:

- 1. Overshoot: Vcc+2.0v for pulse width less than 6ns.
- 2. Undershoot: Vss-2.0v for pulse width less than 6ns.
- 3. Overshoot and Undershoot are sampled, not 100% tested.

UTRON TECHNOLOGY INC. P80021

UTRON TECHNOLOGY INC. 1F, No. 11, R&D Rd. II, Science-Based Industrial Park, Hsinchu, Taiwan, R. O. C.

TEL: 886-3-5777882 FAX: 886-3-5777919

Rev 1.2

CAPACITANCE (TA=25 , f=1.0MHz)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
Input Capacitance	Cin	-	8	pF
Input/Output Capacitance	C _{I/O}	ı	10	pF

Note: These parameters are guaranteed by device characterization, but not production tested.

AC TEST CONDITIONS

Input Pulse Levels	0V to 3.0V
Input Rise and Fall Times	3ns
Input and Output Timing Reference Levels	1.5V
Output Load	$C_L=30pF$, $I_{OH}/I_{OL}=-4mA/8mA$

AC ELECTRICAL CHARACTERISTICS ($VCC = 5V \pm 10\%$, TA = 0 to 70)

(1) READ CYCLE

PARAMETER	SYMBOL	UT615	12-8	UT61	512-12	UT615	12-15	UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Read Cycle Time	t _{RC}	8	-	12	-	15	-	ns
Address Access Time	t AA	-	8	-	12	-	15	ns
Chip Enable Access Time	t ACE	-	8	-	12	-	15	ns
Output Enable Access Time	toe	-	4	-	6	-	7	ns
Chip Enable to Output in Low Z	tclz*	2	-	3	-	4	-	ns
Output Enable to Output in Low Z	tolz*	0	-	0	-	0	-	ns
Chip Disable to Output in High Z	tcHz*	-	4	-	6	-	7	ns
Output Disable to Output in High Z	t oнz∗	-	4	-	6	-	7	ns
Output Hold from Address Change	tон	3	-	3	-	3	-	ns

(2) WRITE CYCLE

PARAMETER	SYMBOL	UT615	12-8	UT61:	512-12	UT615	12-15	UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Write Cycle Time	twc	8	-	12	-	15	-	ns
Address Valid to End of Write	t _{AW}	6.5	•	10	•	12	-	ns
Chip Enable to End of Write	tcw	6.5	•	10	•	12	-	ns
Address Set-up Time	t _{AS}	0	-	0	-	0	-	ns
Write Pulse Width	twp	6.5	ı	9	ı	10	-	ns
Write Recovery Time	twr	0	•	0	•	0	-	ns
Data to Write Time Overlap	t_{DW}	4	-	6	-	7	-	ns
Data Hold from End of Write Time	tон	0	-	0	-	0	-	ns
Output Active from End of Write	tow*	1.5	•	3	•	4	-	ns
Write to Output in High Z	twnz*	-	4	-	6	-	7	ns

^{*}These parameters are guaranteed by device characterization, but not production tested.


UTRON TECHNOLOGY INC.

P80021




TIMING WAVEFORMS

READ CYCLE 1 (Address Controlled) (1,2,4)



READ CYCLE 2 ($\overline{\text{CE}}$ and $\overline{\text{OE}}$ Controlled) (1,3,5,6)



Notes:

- 1. WE is HIGH for read cycle.
- 2. Device is continuously selected \overline{CE} =V_{IL}.
- 3. Address must be valid prior to or coincident with $\overline{\text{CE}}$ transition; otherwise tax is the limiting parameter.
- 4. OE is LOW.
- 5. t_{CLZ} , t_{CLZ} , t_{CHZ} and t_{CHZ} are specified with $C_L = 5pF$. Transition is measured \pm 500mV from steady state.
- 6. At any given temperature and voltage condition, tcHz is less than tcLz, toHz is less than toLz.

UTRON TECHNOLOGY INC.

P80021


DIN



WRITE CYCLE 1 (WE Controlled) (1,2,3,5) Address CE1 CE2 WE DOUT (4) CONTROLLED (1,2,3,5) Town Town High-Z Town High-Z Town (4)

Data Valid

WRITE CYCLE 2 (CE Controlled) (1,2,5)



Notes:

- 1. WE or CE must be HIGH during all address transitions.
- 2. A write occurs during the overlap of a low \overline{CE} and a low \overline{WE} .
- 3. During a WE controlled with write cycle with OE LOW, two must be greater than twnz+tow to allow the drivers to turn off and data to be placed on the bus.
- 4. During this period, I/O pins are in the output state, and input singals must not be applied.
- 5. If the $\overline{\text{CE}}$ LOW transition occurs simultaneously with or after $\overline{\text{WE}}$ LOW transition, the outputs remain in a high impedance state.
- 6. t_{OW} and t_{WHZ} are specified with CL = 5pF. Transition is measured ± 500mV from steady state.


UTRON TECHNOLOGY INC.


P80021





PACKAGE OUTLINE DIMENSION

32 pin 300 mil SOJ Package Outline Dimension









UNIT SYMBOL	INCH(BASE)	MM(REF)
Α	0.148 (MAX)	3.759 (MAX)
A1	0.026 (MIN)	0.660 (MIN)
A2	0.100 ± 0.005	2.540 ± 0.127
В	0.018 (TYP)	0.457(TYP)
B1	0.028 (TYP)	0.711 (TYP)
С	0.010 (TYP)	0.254 (TYP)
D	0.830 (MAX)	21.082 (MAX)
Е	0.335 (TYP)	8.509 (TYP)
E1	0.300 ± 0.005	7.620 ± 0.127
е	0.050 (TYP)	1.270 (TYP)
L	0.086 ± 0.010	2.184 ± 0.254
У	0.003 (MAX)	0.076 (MAX)


UTRON TECHNOLOGY INC.

P80021

 \triangle



32PIN TSOP-I Package Outline Dimension



UTRON TECHNOLOGY INC.

P80021

L1

У

 \triangle

 0.0315 ± 0.004

0.003 (MAX)

0° 5°

 0.08 ± 0.10

0.076 (MAX)

0° 5°



ORDERING INFORMATION

PART NO.	ACCESS TIME (ns)	PACKAGE
UT61512JC-8	8	32PIN SOJ
UT61512JC-12	12	32PIN SOJ
UT61512JC-15	15	32PIN SOJ
UT61512LC-8	8	32PIN TSOP-I
UT61512LC-12	12	32PIN TSOP-I
UT61512LC-15	15	32PIN TSOP-1

UT61512

64K X 8 BIT HIGH SPEED CMOS RAM

REVISION HISTORY

REVISION	DESCRIPTION	DATE
REV. 1.0	Original.	AUG. 24,1999
REV 1.1	Revise "WRITE CYCLE"	OCT. 18,1999
REV. 1.2	1. Add 32 pin TSOP-I.related information UT61512LC-8, UT61512LC-12 UT61512LC-15 2. The symbols CE1#,OE# and WE# are revised as	MAY. 25,2001
	$\overline{CE1}$, \overline{OE} and \overline{WE}	

THIS PAGE IS LEFT BLANK INTENTIONALLY.