"Improving Shareholder Value by Separating Verification from Design"

The semiconductor industry continues to strive to manage the ever increasing risk of leaving a corner case bug that becomes the next front pagistory for EET limes. With cost of failure fast becoming a common agenda point in many semiconductor board room meetings around the world, how you not up the failure fast provided in the service of the provided in the service of the provided in the service of the servi

Managing scarce resources to deliver sustainable competitive advantage is the platform upon which most of today's strategic thinking is built. Ye in the complex world of semiconductor product design we continue to see the promotion of the "jack of all trades" designer in the false belief that is actually reduced control.

Separating verification from design is a natural evolution to the necessary specialization that has become functional verification today. Why do accounting regulations demand that you employ armies of auditors to review your end of year accounts? When, not so many vears aco, you could be alway with your own accountants completion this function.

Auditors are much the same as verification engineers. They are approaching the problem from a completely different perspective. They do not come with the cognitive incompetence of "I know that's right, because I produced it!" The global company graveyard is ittered with the tom-stores of many household names that have made this instalak, Erron included.

In this presentation, Verisity will deliver a solution to provide unique value that can be generated when you separate the concerns of functional verification from design. Reducing the cost of failure risks and significantly improving the effectiveness of your scarce engineering resource by

Presenter at edaForum04, Dresden, Germany, December 9th/10th 2004:

Senior Vice President of Sale

Verisity Design. Inc.

Kerstin Eder 1 University of Bristol October 3, 2

High-level Verification

State-of-the-art Verification Methodology

Focus on Automation of the Verification Process

- Tools: now from Cadence (who boundst Verisity in April 2005)
- Specman Elite (SN) and
- e verification language


*Raise level of abstraction and enhance productivity.

For local configuration info see Exercise 4: *Intro to Specman Tutorial*. [Please work your way through the on-line Specman intro tutorial.]

[Credits: The material for this lecture is adapted from Verisity training material]

Gerstin Eder 2 University of Bristol October 3, 201-


Complete SN Verification Process



▼ The key is in the Verification Plan!

Kerstin Eder 5- i University of Bristol October 3, 2014

Complete SN Verification Process



*The key is in the Verification Plan!

Coverage-driven stimulus generation!

and an end-code marker '>.

File Format

that same line

e code segment

import cpu_test_env;

Kerstin Eder 5- ii University of Bristol October 3, 2014

• An e code segment is enclosed with a begin-code marker < '

• Both the begin-code marker and the end-code markers must be

• Several code segments can appear in one file, each segment

placed at the beginning of a line (left-most), with no other text on

On-line Help

All Specman and e language help is on-line:

- e language reference
- Command reference for Specman Elite
- User guide etc.

Statements

Key statement types:

For sn and e help use sn help.sh from command line.

- Make sure you change to "Tree View"!
 - Go to "Edit" menu.
 - Select "Settings".
- Tick "Show Tree View on startup".

• struct: Defines a new data structure.

• type: Defines an enumerated type or subtype

extend: Extends a previously defined struct or type.

• define: Extends language. ■ define OFFSET 5;

(unit: Defines a new unit.)

... (more, see on line doc)

Otherwise order is not critical

*Imports must be first (after defines).

For IUS/ncsim help use cdnshelp from command line.

erstin Eder 8 University of Bristol October 3, 2014

Structs vs Units:

Structs are the most basic building blocks in e.

consists of one or more statements

- · Used to keep data and operations together.
- packets, instructions, frames
- Can be created at run-time, i.e. they are dynamic.
- Data can be generated on-the-flv.

Units are a special kind of struct.

- Units are static! Can be generated during test phase only.
- Allow mapping to HDL path.
 (Best way to connect to DUV.)
- Used for generators/checkers/monitors, bus functional models (BFMs), self-checking structures, overall testbench.
- BFMs package all bus functional procedures of an interface, i.e. all transactions supported by the interface. The transactions are abstracted from a physical-level interface to a procedural interface. BFMs can be used to experted stimulus as well as to check the DILV response.

st:

SN Main Enabling Technologies

Constraint-driven Test Generation

- Create lots of meaningful tests quickly. :)
- Control over automatic test generation.
- Capture constraints from spec and verification plan.

Data and Temporal Checking

- Self-checking modules ensure data correctness and temporal properties.
- Checks are always active.
 - -Unless turned off by: set check IGNORE;-)

Functional Coverage Collection/Analysis

- · Automatic functional coverage collection.
- Analyse progress against functional coverage metrics.
- Promotes coverage driven verification methodology

Kerstin Eder 3 University of Bristol October 3, 2014

Basics of the e Language

High-level language for writing verification environments:

- test benches
- · coverage collection
- test generation and checking
- *An e component is a representation of the "rest of the world" as seen from an interface of the design under verification (DUV).

e supports:

- modular aspect-oriented design
- high-level data types
- · pseudo-random constrained-based data generation
- events
- high-level checking
- checking of basic timing properties

- cricciang or bacic arining properties

tin Eder 6 University of Bristol October 3, 2014

Comments

- e files begin with a comment!
- This comment ends when first begin-code marker < ' is found.
- Comments in code segments can be marked with -- or //.
- 攀Use end-code '> and begin-code <' markers to write several consecutive lines of comment in the middle of code segments.

Aspect-oriented Programming

AOP is the next step up from object-oriented programming.

- Testcases have specific purposes:
- Does parity check on packets work?

SN Verification Automation

Constraint-driver

Test Generation

Functional Verification Plan

Eunctional Coverse

University of Bristol October 3, 2014

Analysis

Specman Elite Verification System

Data and Temporal

HDI Simulator

HDL Models

Checking

- Are timing properties of transmission protocol valid?
- Both are different concerns: They are orthogonal!
- ¥ Two aspects of same application DUV.

AOP provides mechanisms to separate these two concerns into separate aspects of the verification environment.

 Well-defined techniques for adding declarations, inserting or replacing code from the outside of a class, without editing the original class.

Keretin Edge 7 University of Bristol October 2

Syntactic Elements Statements are top-level constructs

- Valid within < ' and '> markers.
- . Statements always end with a semicolon ":"!

Struct members are second-level constructs.

- Valid only within a struct definition.
- *Associated with dynamic constructs of a testbench e.g. stimulus.
- (There are also Units which are associated with testbench constructs such as drivers/checkers/scoreboards They exist for the duration of the simulation.)

Actions are third-level constructs.

 Valid only when associated with a struct member, such as a method or an event.

Expressions are lower-level constructs.

Can be used only within another e construct.

- Can be acca only main another e conclude.

Kerstin Eder 11 University of Bristol October 3, 201

Struct Members

Field: Defines data entry to be member of enclosing struct with explicit data type.

Method: Defines operational procedure that can manipulate fields of enclosing struct and access run-time values in DUV.

Subtype declaration: Defines instance of parent struct in which specific members have particular values or behaviour.

Use when for conditional constraints on possible values of a field.

Constraint declaration: Influences distribution of values generated

for data entries and the order in which values are generated.

keep Coverage declaration: Defines functional verification goals and collects data on how well the testbench is meeting these goals.

■ cover event-type is coverage-item-definition; ...;

Temporal declaration: Defines e events and their associated actions ■ event

in Eder 12 University of Bristol October 3, 2014 Kenstin Eder 13 University of Bristol October 3, 2014 Kenstin Eder 14 University of Bristol October 3, 2014 Kenstin Eder 15 University of Bristol October 3, 2014 Kenstin Eder

Struct and Struct Members

Members are 2nd-level constructs: Valid only within a struct definition.

■ A simple struct for packets to be used in comms protocol: type packet_kind: [atm, eth]; struct packet {

type packet_kind: [atm,
struct packet {
 len: int;
 keep len < 256;
 kind: packet_kind;
}</pre>

keep: Specifies rules for constraints to influence data generation.

■ Another example struct for transactions:

struct transaction {
 address: uint;
 data: list of uint;
 transform(multiple:uint) is empty;
}.

type PCICommandType: [IO_READ=0x2, IO_WRITE=0x3, MEM_READ=0x6, MEM_WRITE=0x7]; struct pci_transaction like transaction { command : PCICommandType; keep soft data.size() in [0..7]; dual_address: bool; when dual address pci transaction { address2: uint: bus_id: uint; event initiate; on initiate { out("An event has been initiated on bus ", bus id); cover initiate is { item command; transform(multiple:uint) is only { address = address * multiple; }; Kerstin Ede University of Bristol October 3, 2014

Using Constraints

keep constraint-bool-expr; where constraint-bool-expr is a simple or compound Boolean expression.

- States restriction on the values generated for fields in the struct.
- keep kind!=tx or len==16;

Same testbench version + same test

Is this all? The testbench evolves over time!

- Describes required relationships between field values and other struct items
- struct packet {
 kind : [tx, rx];
 len : int;
 keep kind == tx => len==16;
 --when tx packet { keep len == 16; }; exactly same effect
 };
- *Hard constraints are applied when the enclosing struct is generated. If constraints can't be met, generator issues constraint contradiction message.

Randomized Test Generation needs...

rstin Eder 20 University of Bristol October 3, 2014

*Changes to the testbench should not affect orthogonal aspects!

Predefined Structs

An e environment contains by default a number of predefined structs (and of course some user-defined ones).



- *The system struct sys is the root for user-defined structs.
- Must instantiate user-defined structs under sys.
- Contents of sys can be viewed via SN GUI.
- Similar to main in C. :-)

Kerstin Eder 17 University of Bristol October 3, 2014

Generation with keep

Generation order is important: *It influences the distribution of values!

```
struct packet {
  kind : [tx, rx];
  len : int;
  keep len > 15 => kind==rx;
};
```

- If kind is generated first, kind is tx about half the time because there are only two legal values for kind.
- 2. If len is generated first, the distribution is different.
- Consider using: keep gen (kind) before (length);

Kerstin Eder 21 University of Bristol October 3, 20

Randomized Test Generation needs...

...repeatability:

Same testbench version + same test

- + same random seed
- = same stimulus data
- Is this all? The testbench evolves over time!

and random stability:

- Packet data structure with interrupted field:

struct packet {
...
payload: list of byte;
interrupted: bool;
...};

₩ With same seed should give the same payload data!

Gerstin Eder 23-iii University of Bristol October 3, 2014

Packing Low

...repeatability:

+ same random seed

= same stimulus data

and random stability:

struct packet {

...};

■ Packet data structure:

payload: list of byte;

packing.low: 1st item at LSB

i_stream = pack(packing.low,addr,data);

packet.data[0] = 0xaa; packet.data[1] = 0xee: 11101110

17...... 0 i stream = 11101110 10101010 11

Fields

Syntax: [!][%] field-name[: type] [[min-val .. max-val]] [((bits | bytes):num)]

! Denotes an ungenerated field.

% Denotes a physical field.

The type for the field can be any scalar type, string, struct, or list. (bits | bytes: num) specifies width of field in bits or bytes.

* Field order is important! It is the packing order for physical fields.

Instantiation under sys

*Every user-defined struct (including units) must be instantiated as a (sub)field of sys.

```
struct packet {
   address : uint (bits : 2);
   payload : uint (bytes : 64);
};
unit router_bfm {
   packets : list of packet;
};
extend sys {
   router : router_bfm is instance;
};
```

Kerstin Eder 18 University of Bristol October 3, 2014

Using Soft Constraints

Using keep soft (e.g. to set default values) and select:

struct transaction {
 address : uint;
 keep soft address == select {
 10: [0..49];
 60: 50;
 30: [51..99];
 };
}

NOTE: Soft constraints can be overridden by hard constraints!

extend instruction {
 keep soft op_code == select {
 40: (ADD, ADDI, SUB, SUBI);
 20: [XOR, XORI);
 10: [JMP, CALL, RET, NOP];
 };
}

※ In practice, getting the weights/bias right (for coverage closure) requires significant engineering skill.

Generation with SN

Offline (prior to sim i.e. in Generate phase):

- Use Generate or Test command
- Test calls Generate command!
- Recursively generates everything under sys.
- BEWARE: Can consume a lot of memory!

Online (during sim):

- Use gen action. gen gen-item [keeping {...}]
- Allows to dynamically generate values based on DUV state.

Randomized Test Generation needs...

...repeatability:

Same testbench version + same test

- + same random seed
- = same stimulus data
- Is this all? The testbench evolves over time!

University of Bristol October 3, 2014

Packing: Driving Stimulus into the DUV

pack() function:

- pack(option:pack option, item: exp, ...): list of bit
- Specman Elite system function.
- Conversion from higher-level data structure to bit stream required by DUV.
- i_stream = pack(packing.high, opcode, op1, op2);

pack options are: packing.high, packing.low or NULL

- packing.high: 1st item at MSB
- packing.low: 1st item at LSB
- NULL: Use global default set initially to packing.low.

item: A legal e expression that is a path to a scalar or a compound data item, such as a struct, field, list, or variable.

stin Eder 24 University of Bristol October 3, 2014

Packing High

packing.high: 1st item at MSB

i stream = pack(packing.high,addr,data);

packet.addr = 2'b11;

packet.data[0] = 0xaa;

packet.data[1] = 0xee;

Kerstin Eder 25 University of Bristol October 3, 2014

Ungenerated Fields

- Marked with !.
- Values for this field are **not generated automatically.**
- Useful for fields that:
- Are explicitly assigned values during verification.
- Must contain values whose computation is too complicated to be expressed with constraints.
- Ungenerated fields get default initial value: 0 for scalars, NULL for structs and empty list for lists.
- Ungenerated fields whose value is from a range (e.g. [20..30]) get initialized to the first value in range.
- If the field is a struct it won't be allocated and none of the fields in it will be generated.

Physical Fields

- Marked with %.
- Physical fields are packed when the struct is packed.
- Used for fields that represent data that will be sent to HDL design in the simulator.
- Non-physical fields are called virtual fields.
- They are not packed automatically when the struct is packed.
 (-They can be packed individually if needed.)
- If no range is specified, width of field is determined by field's type.
- If the field's type does not have a known width, you must use (bits bytes: num) syntax to define the width. (Important for packing!)

erstin Eder 26 University of Bristol October 3, 2014 Kerstin Eder 27 University of Bristol October 3, 2014 Kerstin Eder 29 University of Bristol October 3, 2014 Kerstin Eder 29 University of Bristol October 3, 2014 Kerstin Eder 29 University of Bristol October 3, 2014 Kerstin Eder 29 University of Bristol October 3, 2014 Kerstin Eder 29 University of Bristol October 3, 2014 Kerstin Eder 29 University of Bristol October 3, 2014 Kerstin Eder 29 University of Bristol October 3, 2014 Kerstin Eder 29 University of Bristol October 3, 2014 Kerstin Eder 20 University of Bristol October 3,

Limitations of e's AOP Implementation

- Many things can be extended!
- So more discipline and structure is required.
- · Fields can only be appended:
 - Fields are physically appended to existing fields
 - Might create a problem when packing!
- Variance control fields: Extensions can only be specified for a single value of the control field.
- instructions add and sub with feature that applies to both
- Needs to be specified for both or use trick! № See next slide!
- Methods can only be appended, prepended or replaced.
- Aspects are order-dependent (on loading).

University of Bristol October 3, 2014

SN Predefined Event: @sim

event clk is rise (clk p\$) @sim;

@sim is special sampling event occurring at any simulator callback.

- Expression must be an HDL signal path in the simulated model.
- * Signal does not have to be a clock.
- No restriction for signal to be periodic or synchronous.

Synch between SN and Simulator

SN give

control

Sim runs until value of a signal

attached to an @sim event changes

Issues callback and sim suspends.

__ Might slow down simulation!

Issue test command

Specman

Simulator

*Clock signal can also be emitted from e code and driven into DUV. (But usually more efficient to generate clock in HDL.)

When not running with a simulator attached to SN, use @sys.anv.

Callback triggers all SN

SN evaluates TEs, emits

ys.tick_start

ents and executes TCMs.

sys.tick_end

Sim continues

until next

callback

Extensions via variance control fields can only be specified for a single value of the control field!

- To get around this, introduce an additional virtual field.
- This field controls common extensions.
- Extension to an instruction struct (for Calc 1 design):

```
type opcode_t : [ NOP, ADD, SUB, INV, INV1, SHL, SHR ] (bits : 4);
}; // struct instruction_s
  when is_a_shift instruction_s {
```

University of Bristol October 3, 2014

Events in SN

- Events are used to synchronize with the DUV or to debug a test.
- . Events are struct members.
- Automatic emission of events

```
extend driver s {
   event clk is fall(clk p$) @sim;
   event resp is change(out_resp1_p$)@clk;
```

■ Explicit emission of event:

```
extend driver_s {
   collect_response(cmd : command_s) @clk is also {
      emit cmd.cmd complete;
};
```

Temporal Checking Methodology

- 1. Capture important DUV temporal behaviour with events and TEs.
- 2. Use expect struct members to declare temporal checks.

Syntax: expect TE else dut_error(string);

Example temporal checks:

```
expect @req => {[..4];@ack} @clk
else dut error("Acknowledge did not follow
               request within 1 to 5 clock cycles.");
```

expect @buffer_full => eventually @int @clk else dut_error("Buffer full, but interrupt did not occur.");

& eventually Sometime before the end of simulation!

Advanced Techniques: SN temporal checking

SN Temporal Language

- Capture behaviour over time for synchronization with DUV. functional coverage and protocol checking.
- · Language consists of:
- -temporal expressions (TEs)
- temporal operators
- -event struct members to define occurrences of events during
- -expect struct members for checking temporal behaviour

University of Bristol October 3, 2014

Syntax examples:

Conforming to Stimulus Protocol

Must be able to react to state of DUV during simulation!

■ clock, signal changes, sequences of events

e language provides wait (till next cycle) and sync actions which allow to pause procedural code top/clk until event occurs. top/enable



University of Bristol October 3, 2014

Specman Elite Tutorial

DUV: simple CPU (ALU, 4 regs, PC, PC_Stack, fetch/exec FSM)

• Interface: clock, reset, instruction [8 bit]

- . Design the verification environment
- Define DUV interfaces
- · Generate a simple test
- . Drive and check the DUV
- · Generate constraint-driven tests
- · Define and analyse test coverage
- · Create corner case tests
- Create temporal and data checks
- · Analyse and bypass bugs

About 100 pages. A really easy "learn by doing" lab. Takes about 2h.

We have now covered

run() is also

3 . // run

- · Basics of e language.
- Please do Specman Elite Tutorial with CPU DUV.

Temporal Expressions in e

■ true(boolean-exp)@sample-event

TCMs - Time Consuming Methods

}; // collect_response

start drive();

· Depend on sampling event.

· Each TE is associated with a sampling event.

■ rise/fall/change(expression)@sample-event

Methods with a Notion of Time

· Can be executed over several simulation cycles.

cmd.resp = out_resp1_p\$;

cmd.dout = out_data1_p\$;

Implicit sync action at beginning of TCM.

• TCM must be called or started to execute

collect_response(cmd : command_s) @clk is {

wait @resp; -- wait for the response

// spawn

& Non-TCMs can't call TCMs because they have no notion of time.

• TCMs can (only) be started (using start) from a non-TCM!

Sampling event indicates when the TE should be evaluated by SN.

University of Bristol October 3, 2017

University of Bristol October 3, 2014

Next:

- Assignment 2 Intro to .e code and verification method.
- · Hands-on session with demo.