

Introduction to the
Design Verification Unit
COMS30026
(COMS30066 with coursework)

Kerstin Eder

Trustworthy Systems Lab

Welcome to Design Verification

- Lecturer and Unit Director
 - Kerstin EDER
 - Department of Computer Science
- Lecture slides, exercises and additional material are available at uobdv.github.io/Design-Verification/
- Pre-recordings of all lectures are available on Blackboard
 - Topics for each week can be found on github
- Comments and feedback are always welcome
 - Blackboard “Discussion forum”

Design Verification Unit Details

- Lectures during weeks 1-5, 7-8 and in week 12
 - Mondays 9:00 and 17:00, and Wednesdays 9:00
 - Microsoft Teams:
COMS30026: Design Verification (Teaching Unit)

Please check your timetable
regularly in case of any changes.



Timetable



Timetable of activities - Teaching Block 1 (weeks 1 - 12)

	08:00	08:30	09:00	09:30	10:00	10:30	11:00	11:30	12:00	12:30	13:00	13:30	14:00	14:30	15:00	15:30	16:00	16:30	17:00	17:30	18:00	18:30
Monday			COMS30026 MVB 1.11 Wks:1 - 5, 7 - 8, 12 Design Verification KIE Lecture																COMS30026 QUEENS BLDG 1.15 SLT Wks:1 - 5, 7 - 8, 12 Design Verification KIE Lecture			
Tuesday																						
Wednesday			COMS30026 ADA LOVELACE BLDG SM2 Wks:1 - 5, 7 - 8, 12 Design Verification KIE Lecture										COMS30026 MVB 1.15 PC Wks:1 - 4, 7 - 12 Design Verification KIE Seminar									
Thursday																						
Friday																						

Design Verification Unit Details

- Lectures during weeks 1-5, 7-8 and in week 12
 - Mondays 9:00 and 17:00, and Wednesdays 9:00
 - Microsoft Teams:
COMS30026: Design Verification (Teaching Unit)

Please check your timetable regularly in case of any changes.

- Practical Work during weeks 1-4, 7-8 and in week 12
 - Wednesdays 14:00 (50 min) lab session
 - MVB 1.15 PC lab
 - online support via Teams
 - Teaching Assistant: Xuan Zheng



Design Verification Assessment

- **COMS30024** (exam only)
 - will be assessed in the January exam period
 - 2h written exam
- **COMS30066** (by coursework)
 - will be assessed by coursework (only)
 - focus on coursework during weeks 9-11
 - viva-based interview on coursework

TABLE 1: Generic Marking Criteria mapped against the three marking scales

Grade	0-20 point scale	0-100 point scale	Criteria to be satisfied
A	20 19 18	100 94 89	<ul style="list-style-type: none"> ➤ Work would be worthy of dissemination under appropriate conditions. ➤ Mastery of advanced methods and techniques at a level beyond that explicitly taught. ➤ Ability to synthesise and employ in an original way ideas from across the subject. ➤ In group work, there is evidence of an outstanding individual contribution. ➤ Excellent presentation. ➤ Outstanding command of critical analysis and judgement.
	17 16 15	83 78 72	<ul style="list-style-type: none"> ➤ Excellent range and depth of attainment of intended learning outcomes. ➤ Mastery of a wide range of methods and techniques. ➤ Evidence of study and originality clearly beyond the bounds of what has been taught. ➤ In group work, there is evidence of an excellent individual contribution. ➤ Excellent presentation. ➤ Able to display a command of critical analysis and judgement.
B	14 13 12	68 65 62	<ul style="list-style-type: none"> ➤ Attained all the intended learning outcomes for a unit. ➤ Able to use well a range of methods and techniques to come to conclusions. ➤ Evidence of study, comprehension, and synthesis beyond the bounds of what has been explicitly taught. ➤ Very good presentation of material. ➤ Able to employ critical analysis and judgement. ➤ Where group work is involved there is evidence of a productive individual contribution.
C	11 10 9	58 55 52	<ul style="list-style-type: none"> ➤ Some limitations in attainment of learning objectives but has managed to grasp most of them. ➤ Able to use most of the methods and techniques taught. ➤ Evidence of study and comprehension of what has been taught ➤ Adequate presentation of material. ➤ Some grasp of issues and concepts underlying the techniques and material taught. ➤ Where group work is involved there is evidence of a positive individual contribution.
D	8 7	48 45	<ul style="list-style-type: none"> ➤ Limited attainment of intended learning outcomes. ➤ Able to use a proportion of the basic methods and techniques taught. ➤ Evidence of study and comprehension of what has been taught, but grasp insecure. ➤ Poorly presented.
E	6	42	<ul style="list-style-type: none"> ➤ Some grasp of the issues and concepts underlying the techniques and material taught, but weak and incomplete.
	5	35	<ul style="list-style-type: none"> ➤ Attainment of only a minority of the learning outcomes. ➤ Able to demonstrate a clear but limited use of some of the basic methods and techniques taught. ➤ Weak and incomplete grasp of what has been taught. ➤ Deficient understanding of the issues and concepts underlying the techniques and material taught.
	1 - 4	7 - 29	<ul style="list-style-type: none"> ➤ Attainment of nearly all the intended learning outcomes deficient. ➤ Lack of ability to use at all or the right methods and techniques taught. ➤ Inadequately and incoherently presented. ➤ Wholly deficient grasp of what has been taught. ➤ Lack of understanding of the issues and concepts underlying the techniques and material taught.
0	0	0	<ul style="list-style-type: none"> ➤ No significant assessable material, absent, or assessment missing a "must pass" component.

TABLE 1: Generic Marking Criteria mapped against the three marking scales

Grade	0-20 point scale	0-100 point scale	Criteria to be satisfied
A	20 19 18	100 94 89	<ul style="list-style-type: none"> ➤ Work would be worthy of dissemination under appropriate conditions. ➤ Mastery of advanced methods and techniques at a level beyond that explicitly taught. ➤ Ability to synthesise and employ in an original way ideas from across the subject. ➤ In group work, there is evidence of an outstanding individual contribution. ➤ Excellent presentation. ➤ Outstanding command of critical analysis and judgement.
	17 16 15	83 78 72	<ul style="list-style-type: none"> ➤ Excellent range and depth of attainment of intended learning outcomes. ➤ Mastery of a wide range of methods and techniques. ➤ Evidence of study and originality clearly beyond the bounds of what has been taught. ➤ In group work, there is evidence of an excellent individual contribution. ➤ Excellent presentation. ➤ Able to display a command of critical analysis and judgement.
B	14 13 12	68 65 62	<ul style="list-style-type: none"> ➤ Attained all the intended learning outcomes for a unit. ➤ Able to use well a range of methods and techniques to come to conclusions. ➤ Evidence of study, comprehension, and synthesis beyond the bounds of what has been explicitly taught. ➤ Very good presentation of material. ➤ Able to employ critical analysis and judgement. ➤ Where group work is involved there is evidence of a productive individual contribution.
C	11 10 9	58 55 52	<ul style="list-style-type: none"> ➤ Some limitations in attainment of learning objectives but has managed to grasp most of them. ➤ Able to use most of the methods and techniques taught. ➤ Evidence of study and comprehension of what has been taught ➤ Adequate presentation of material. ➤ Some grasp of issues and concepts underlying the techniques and material taught.

Literature and Study Resources

- **Writing Testbenches: Functional Verification of HDL Models** by Janick Bergeron. Second Edition, Kluwer, 2003.
- **Comprehensive Functional Verification** by Bruce Wile, John Goss and Wolfgang Roesner. Elsevier, 2005.
- verificationacademy.com
- **In addition:**
 - Lecture slides on github unit web page
 - Supplementary literature and activities on github unit web page

[**Credits:** Parts of the lecture notes contain material from the book “Comprehensive Functional Verification” by Bruce Wile et al, the book “Writing Testbenches: Functional Verification of HDL Models” by Janick Bergeron, the book “The Verilog Hardware Description Language” by Donald Thomas and from lecture slides developed at IBM (by Avi Ziv and Jaron Wolfstal), the University of Pittsburgh, Penn State University, North Carolina State University and Ohio State University. The HDL for the assignments has been developed at IBM.]

What is this unit about?

Aim: To familiarise you with the state of the art in Design Verification, and to give you the **technical background** plus some of the **practical skills** expected from a **professional Design Verification Engineer**.




Graduate Verification & Validation Engineer

Northrop Grumman
London, England, United Kingdom



2 company alumni work here

Promoted · 12 applicants



Staff Verification Engineer

Arm
Cambridge, England, United Kingdom



5 connections work here

Promoted · 8 applicants



Senior Verification Engineer

Envisics
Milton Keynes, England, United Kingdom



Actively recruiting

1 week ago · 1 applicant



Verification Engineer

Graphcore
Bristol, England, United Kingdom



6 connections work here

1 month ago · 1 applicant



24 company alumni work here

1 month ago · 1 applicant

What is this unit about?

Aim: To familiarise you with the state of the art in Design Verification, and to give you the **technical background** plus some of the **practical skills** expected from a **professional Design Verification Engineer**.

- **Pre-/Co-requisites:** programming experience and a basic understanding of computer architecture

On successful completion of this unit, you will be able to:

- understand the complexities and limits of verification;
- carry out functional verification and determine its effectiveness;
- set appropriate verification goals, select suitable verification methods and assess the associated risks;
- compile a verification plan that fits into the flow of a design project.

Unit Outline

Lecture Topics

- Introduction: What is Verification? What is a Testbench?
- Verification hierarchy, driving & checking, verification tools
- Verification cycle, methodology and plan
- Simulation-based Verification: stimuli generation, checking, coverage
- Advanced Testbench Design Methodology with SpecMan Elite and e
- Assertion-based Verification (ABV)
- Functional Formal Verification and Property Checking DEMO

Practical work

- Exercise 1: Teach yourself the basics of the Verilog HDL
- Exercise 2: Introduction to the ModelSim/Questa Simulator
- Practical 1, weeks 2-4: Verification of calculator design with ModelSim
- Exercise 3: How to collect Code Coverage with ModelSim/Questa
- Exercise 4: Introduction to SpecMan Elite and e
- Practical 2, weeks 5-8: Advanced testbench design with SpecMan Elite, the e language and formal verification with JasperGold (optional)

Questions



<https://www.bristol.ac.uk/tsl>