

Introduction to Design Verification COMS31700

Kerstin Eder

Design Automation and Verification



Department of
COMPUTER SCIENCE

Welcome to COMS31700

- Lecturer and Unit Director
 - Kerstin EDER
 - Department of Computer Science
 - Room 3.25 MVB
 - Kerstin.Eder@bristol.ac.uk
 - Office hours:
 - Talk to me or arrange a meeting after any of our lectures.
 - Alternatively, just come to my office.
 - Email may not get you a timely response, sorry.
- Lecture notes, exercises and assignments are/will be on Blackboard and also available at uobdv.github.io/Design-Verification/
- Comments and feedback are always welcome

2

COMS31700 Unit Details

- Lectures (weeks 2 – 12, but not week 8)
 - Please check your timetable, at the moment:
 - Tuesday (1h) 12:00 – 12:50 in QB 1.68
 - Tuesday (2h) 15:00 – 16:50 in MVB 1.11
- Practical Work (weeks 2 – 12)
 - You are expected to invest at least 2h per week into practical work.
 - On demand
 - DV scheduled lab, MVB 2.11, [Thursdays 15:00 for 50 min](#)
 - DV help session on demand, [Fridays 13:00-13:50, MVB 1.11/QB1.68 \(W4\)](#)
 - Teaching Assistant: Dave McEwan
- Assessment
 - 2 assignments (25% due in week 5, 25% due in week 12)
 - individual feedback session and assignment review seminar
 - Option to obtain "feed forward" *up to 5 working days before the deadline*
 - 1 exam (50% in January)

3

Literature and Study Resources

- **Writing Testbenches: Functional Verification of HDL Models** by Janick Bergeron. Second Edition, Kluwer, 2003.
- **Comprehensive Functional Verification** by Bruce Wile, John Goss and Wolfgang Roesner. Elsevier, 2005.
- verificationacademy.com
- In addition:
 - Lecture slides and on-line tutorials on COMS31700 web page
 - On-line documentation of ModelSim/Questa Simulator and SpecMan Elite
 - Watch the unit web page for further supplementary literature.

[Credits: Parts of the lecture notes contain material from the book "Comprehensive Functional Verification" by Bruce Wile et al, the book "Writing Testbenches: Functional Verification of HDL Models" by Janick Bergeron, the book "The Verilog Hardware Description Language" by Donald Thomas and from lecture slides developed at IBM (by Avi Ziv and Jaron Wolfsthal), the University of Pittsburgh, Penn State University, North Carolina State University and Ohio State University. The HDL for the assignments has been developed at IBM.]

4

What is this unit about?

Aim: To familiarise you with the state of the art in Design Verification, and to give you the **technical background** plus some of the **practical skills** expected from a professional Design Verification Engineer.

- Pre-/Co-requisites: programming experience

On successful completion of this unit, you will be able to:

- understand the complexities and limits of verification;
- carry out functional verification and determine its effectiveness;
- set appropriate verification goals, select suitable verification methods and assess the associated risks;
- compile a verification plan that fits into the flow of a design project.

5

Unit Outline

Lecture Topics

- Introduction: What is Verification? What is a Testbench?
- Verification Flow and Tools including basic Verilog HDL coding
- Verification cycle, methodology and plan including coverage
- Simulation-based Verification: Stimulus Generation and Checking
- Assertion-based Verification (ABV)
- Advanced Testbench Design Methodology with SpecMan Elite
- (Functional Formal Verification and Property Checking)

Labs

- Exercise 1: Evita Verilog interactive tutorial (do @ home asap)
- Exercise 2: Introduction to the ModelSim/Questa Simulator
- A1, weeks 2-5: Verification of calculator design with ModelSim/Questa
- Exercise 3: How to collect Code Coverage with ModelSim/Questa
- Exercise 4: Introduction to SpecMan Elite
- A2, weeks 7-12: Advanced testbench design with SpecMan Elite

6

What is Design Verification?

What is Design Verification?

“Design Verification is the process used to gain confidence in the correctness of a design w.r.t. the requirements and specification.”

Types of verification:

- Functional verification
- Timing verification
- ...
- What about performance?

8

Verification vs Validation

- **Verification:**
 - Confirms that a system has a given input / output behaviour, sometimes called the **transfer function** of a system.
- **Validation:**
 - Confirms that the system's transfer function results in the intended system behaviour when the system is employed in its target environment, e.g. as a component of an embedded system.
- Validation is sometimes used when verification is meant.

9

Why is Verification important?

- Verification is the single biggest lever to effect the triple constraints:
 - ↑ **Quality**
 - A high quality track record preserves revenue and reputation.
 - Ideally a team can establish a “right-first-time” track record.
 - ↓ **Cost**
 - Fewer revisions through the development/fabrication process means lower costs.
 - Respinning a chip costs hundreds of thousands of £/\$/€ + the associated “lost opportunity” costs.
 - ↓ **Timing/Schedule**
 - Fewer revisions through the development/fabrication process means faster time-to-market.
 - Respinning a chip costs 6-8 weeks at least + the associated “lost opportunity” costs.

10


All about Bugs

Types of bugs
How are bugs introduced?
How can bugs be found?

Why do Designs have Bugs?


12

Why do Designs have Bugs?




13

Why do Designs have Bugs?




14

Why do Designs have Bugs?



15

Cost of Puns Over Loss of Reputation




The longer a bug goes undetected,
the more expensive it is!

Remember the Intel Pentium FDIV bug!
http://en.wikipedia.org/wiki/Pentium_FDIV_bug

16

Mask costs (Electronics Weekly, 10 October 2007)


(Electronics Weekly, 10 October 2007)



17

Increasing Design Complexity vs tight TTM Constraints

ITRS Edition 2009, Design Chapter (<http://www.itrs.net/> and <http://www.itrs2.net/>)
– Hardware and Software Design Gaps versus Time



Getting it right (first time) is more and more difficult:

- rapidly increasing design complexity
- tight "time-to-market" constraints

15

Increasing Design Complexity

The diagram illustrates a complex SoC architecture with the following components and code line counts:

- Video Display**: 5-10K Lines of Control Code
- Wireless**: 20-50K Lines of Protocol F/W, 5-10K Lines of Microcode
- Baseband Signal Processor**: 5-10K Lines of Microcode
- ARM**: Multiple instances, including ARMv8 and ARMv7
- MPEG Processing Core**: 250-500K Lines of F/W
- OFDM Modem Processor**: 250-300K Lines of DSP F/W
- TV Decoder**: 50-100K Lines of Protocol F/W, Over 2M Lines of Application S/W
- xDSL**: Up to 2M Lines of Network S/W

Multiple Power Domains, Security, Virtualisation
Nearly five million lines of code to enable Media gateway

ARM
CORRENT

19

19

Increasing Design Complexity

- From mobile phone to smart phone



The image illustrates the progression of mobile phone design complexity. On the left, a series of seven basic mobile phones (feature phones) are arranged in a diagonal line, showing a clear trend of increasing size and functional complexity over time. On the right, three modern smartphones (two iPhones and one Android) are displayed side-by-side, representing the current state of mobile phone design, which is characterized by large screens, complex user interfaces, and a wide range of integrated applications.

20

Shorter Time-To-Market Windows

The top graph illustrates the volume of shipments over time for three different eras. The x-axis represents time in months (0, 6, 12, 18, 24), and the y-axis represents Volume. The 'Shipment windows: today' (green) and 'Shipment windows: early 2000s' (orange) are narrow, high peaks centered around 6 months. The 'Shipment windows: 90s' (blue) is a much broader, lower peak centered around 18 months.

The bottom graph illustrates confidence over time. The x-axis represents Time, with markers for 'Scheduled tapeout' and 'Final tapeout'. The y-axis represents Confidence, with a '95%+' threshold. The 'Desired' curve (green) rises steeply to reach the 95%+ confidence level before the 'Scheduled tapeout'. The 'Actual' curve (orange) rises more gradually, reaching the 95%+ confidence level only after the 'Final tapeout'. The area between the curves is labeled with risks: 'Risks', 'Quality', 'Predictability', and 'Productivity'.

21

Increasing Verification Productivity

Need to minimise verification time e.g. by using:

- **Parallelism:** Add more resources
- **Abstraction:**
 - Higher level of abstraction (i.e. C vs Assembly)
 - This often means a reduction of control!
- **Automation:**
 - Tools to automate standard processes
 - Requires standard processes/methodology.
 - Usually a variety of functions, interfaces, protocols, and transformations must be verified.
 - Not all (verification) processes can be automated.

Productivity improvements drive early problem discovery!

22

22


Increasing Verification Productivity

The graph illustrates the relationship between verification productivity and the total number of bugs found over time. The y-axis represents the 'Total Number of Bugs found' and the x-axis represents 'Time'. Three curves are shown, each representing a different level of productivity: green (highest), yellow (middle), and orange (lowest). All curves start at the origin and eventually plateau at the same total number of bugs found. The green curve is the steepest, indicating the fastest discovery of bugs. The yellow curve is the middle, and the orange curve is the least steep, indicating the slowest discovery of bugs. A vertical dotted line separates the 'Verification' phase from the 'Test' phase. A green arrow points left from the plateau of the green curve, and a yellow arrow points left from the plateau of the yellow curve, indicating that productivity improvements drive early problem discovery.

23

Verification in the IC Design Process


The IC Design Process



Functional verification aims to demonstrate that the functional intent of a design is preserved in its implementation.

25

Chip Design Process



26

Role of Verification in IC Design


IC design process is complex:

- **Engineers need to balance conflict of interest:**
 - Tight time-to-market constraints vs. increasing design complexity
- **Aim:** "Right-first-time" design, "correct-by-construction"
- More and more time-consuming to obtain acceptable level of confidence in correctness of design!
- **design time << verification time**
 - Remember: Verification does not create value!
 - But it preserves revenue and reputation!
 - Up to 70% of design effort can go into verification.
 - 80% of all written code is often in the verification environment.
 - Properly staffed design teams have dedicated verification engineers.
 - In some cases verification engineers outnumber designers 2:1.

27

What are you going to verify?

Chip Design Process



29

How do Designers know whether a circuit is correct?



There is skill, science and methodology behind verification.

30

Reconvergence Models [Bergeron]

Conceptual representation of the verification process

- Most important question:

What are you verifying?




- Purpose of verification is to ensure that the result of some transformation is as intended or as expected.

31

Verification vs. Test

- Often confused in the context of HW design!

- Purpose of test is to show design was **manufactured** properly.
- Verification is done to ensure that **design meets its functional intent prior to manufacture!**




- One test method is scanning: **"Design for Test"** methodology
 - Link all internal registers together into a chain.
 - Chain accessible from chip pins.
 - Allows control/observation of internal state.
 - Impacts area of design, but keeps testing cost down.
- Why not **"Design for Verification"**? [Hot topic of research!]
- @DT, consider: What is design supposed to do? How will it be verified?

32

Formal: Equivalence Checking

Compares two models to check for equivalence.

- Proves mathematically that both are *logically equivalent*.
 - Commonly used on **lower levels** of design process.
- Example: RTL to Gates (Post Synthesis)




Why do equivalence checking when EDA tools exist for synthesis?

- See "HDL Chip Design - A Practical Guide for Designing, Synthesising, and Simulating ASICs and FPGAs using VHDL or Verilog" book by Douglas Smith page 136 and compare MUX spec with what they claim will be synthesised!

33

Equivalence Checking



- Conceptually, we are asking the question:

"Is there an input vector such that the output of the XOR gate can be 1?"

34

Cost of Verification

Necessary Evil

- Always takes too long and costs too much.
- As number of bugs found decreases, cost and time of finding remaining ones increases.

So when is verification done? (Will investigate this later!)

- Remember: Verification does not generate revenue!

Yet indispensable

- To create revenue, design must be functionally correct and provide benefits to customer.
- Proper functional verification demonstrates **trustworthiness** of the design.
- Right-first-time designs demonstrate **professionalism** and "increase" reputation of design team.

35

Verification is similar to statistical hypothesis testing

Hypothesis "under test" is: **The design is functionally correct, i.e. there are no bugs in the design.**

	Good Design (no bugs in design)	Bad Design (buggy design)
Bugs found		
No Bugs found		

36

Verification is similar to statistical hypothesis testing

Hypothesis "under test" is: **The design is functionally correct, i.e. there are no bugs in the design.**

	Good Design (no bugs in design)	Bad Design (buggy design)
Bugs found	Type I: False Positive	
No Bugs found		

Type I mistakes ("convicting the innocent", a "false alarm"):

- Easy to identify - found error where none exists.

37

Verification is similar to statistical hypothesis testing

Hypothesis "under test" is: **The design is functionally correct, i.e. there are no bugs in the design.**

	Good Design (no bugs in design)	Bad Design (buggy design)
Bugs found	Type I: False Positive	
No Bugs found		Type II: False Negative

Type I mistakes ("convicting the innocent", a "false alarm"):

- Easy to identify - found error where none exists.

Type II mistakes ("letting the criminal walk free", a "miss"):

- Most serious - verification failed to identify an error!
- Can result in a bad design being shipped unknowingly!

38


Summary

- **What is Design Verification?**
 - Why do we care?
 - Verification vs validation
- **Bugs**
 - Sources of bugs
 - Cost of bugs
 - Importance of Design Verification
- **Impact of increasing design complexity**
 - ITRS
 - Shrinking time to market windows
 - Increasing Productivity
- **The chip design process**
 - Where does Verification "fit"?
- **Reconvergence Models**
 - Help us identify what is being verified

39

Reconvergence Models – another example


- In SW development, the transformative process from specification to source code is "programming".
- The compiler then translates source code to machine code.



40

Reconvergence Models – another example

- In SW development, the transformative process from specification to source code is "programming".
- The compiler then translates source code to machine code.




- If your program does not work, why could this be?
 - Bugs in the programming
 - Bugs in the compiler
 - Misunderstanding of the specification
 - <What else?>

41

Reconvergence Models – another example

- In SW development, the transformative process from specification to source code is "programming".
- The compiler then translates source code to machine code.



- If your program does not work, why could this be?
 - Bugs in the programming
 - Bugs in the compiler
 - Misunderstanding of the specification
 - <What else?>

42