# COMSM0115 Design Verification: Checking

# Kerstin Eder





# **Last Time**

- High-level Verification
  - sn and e
  - A2 demo
- Stimuli Generation

COMSM0115 - Design Verification

# Checking - Outline

- Motivation
- Issues in checking
  - When to check
  - What to check
- Checking technologies
  - Reference models
  - Scoreboards
  - (Rule-based checking)
    - (Assertions)
- Assertion-based verification (ABV) later ☺

# The Yin-Yang of Verification

- Driving and checking are the yin and yang of verification
  - We cannot find bugs without creating the failing conditions
  - We cannot find bugs without detecting the incorrect behavior



# **Ideal Checking**

- In theory detect deviation from expected behavior as soon as it happens and where it happens
  - No need to worry about "disappearing errors"
  - Easy to debug the checker points to the bug
- This is not easy (even if we ignore many practical aspects) because in many cases we understand that something bad happened only in retrospect
  - Several "good" behaviors collide to create a bad behavior
- And what about the bugs we are not looking for

COMSM0115 - Design Verification

# "Good" Behavior Collision

- At cycle 1000 fdiv F1, F2, F3 is dispatched to the M unit
  - It reaches stage M2 at cycle 1001
     Its execution time is 60 cycles
- At cycle 1023 fld F1.100(G2) is dispatched to the S unit
  - It reaches stage S2 at cycle 1024
- The data returns from the cache at cycle 1060
- At cycle 1061 the fdiv is ready to write - It moves to stage M3
- At cycle 1061 the fld is ready to write - It moves to stage S3
- Both instruction write to the same register together

COMSM0115 - Design Verification

# "Good" Behavior Collision

 There are many possible causes for the problem

Koretin Edo

COMSM0115 - Design Verification

# **Practical Aspects**

- Ground rules
  - Only black-box checking is allowed
- The cost of implementation and maintenance
  - Against the cost of debugging
- The cost of mistakes
  - Misdetection
  - We failed to detect a bug that was exposed by the stimuli.
  - False alarm
  - We mistakenly flagged a good behavior as bad.
- Which is more expensive?

Koretin Edor

COMSM0115 - Design Verification

# When to Check?


- Checking can be done at various stages of the verification job
  - During simulation
    - On-the-fly checking
  - At the end of simulation
    - End-of-test checking
  - After the verification job finishes
    - External checking
- Checking at each stage has its own advantages and disadvantages

Kerstin Ede

COMSM0115 - Design Verification

# On-the-fly Checking

- Checking is done while the simulation is running
- The DUV is continuously monitored to detect erroneous behavior



# On-the-fly Checking

- Advantages
  - Detection can be as close as possible (in time and space) to the bug source
  - Can stop test as soon as bug occurs; no wasted simulation cycles
  - Do not require large traces and external tools to do the checking
- Disadvantages
  - May slow down simulation
  - Checking is limited to allowed time and space complexity
  - Need to plan the checking in advance
    - To add a new checker, we need to rerun simulation

Kerstin Eder

COMSM0115 - Design Verification

# **End-of-test Checking**


- Disadvantages
  - Provides limited checking capabilities
  - Static look at the state of resources at the end of the test
  - High probability of masking bugs by rewriting to the resources
  - Hard to detect performance bugs
    - Correct things are happening, but not at the right time
  - Hard to correlate symptoms to bugs
    - Hard to debug

#### Advantages

- Simpler than other forms
  - May not require a deep understanding of the DUV
- Reduces probability of false alarms
  - Caused by disappearing bad effects

Kerstin Eder

COMSM0115 - Design Verification



# **External Checking**

- External checking separates the checking from the simulation
  - We can perform any check we want without rerunning the simulation
    - As long as the data is in the trace files
  - We can perform more complicated checks
  - Use longer history, process events out-of-order
  - We can combine information coming from different sources
    - For example, different verification environments

In theory, external checking has all the powers of on-the-fly checking plus end-of-test checking - plus more (Trace size and amount of traced facilities is a practical limitation.)

V---4:- E-I-

COMSM0115 – Design Verification

### What to Check

- There are five main sources of checkers
  - The inputs and outputs of the design (specification)
  - The architecture of the design
  - The microarchitecture of the design
  - The implementation of the design
  - The context of the design
- Note that the source of checkers and their implementation are two different issues

Kerstin Ed

COMSM0115 - Design Verification

# Coarser Classification – The What And the How

COMSM0115 - Design Verification

# Checking the What

- Check the final outcome of a behavior
  - Data oriented
    - But not limited to data
  - Usually based on higher level of abstraction
    - Checking is less tight
    - Requires less familiarity with the DUV
    - Less false alarms, more misdetections
  - Low correlation between failure and bugs
    - Harder for debugging
    - Can find "unexpected" bugs

Kerstin Eder

COMSM0115 - Design Verification

# Checking the How

- Check how things are done internally
  - Control oriented
  - Usually at lower levels of abstraction
    - Closer to implementation
  - More false alarms, less misdetections
  - Tighter relations between failure and bugs

COMSM0115 - Design Verification

# **Checking Technologies**

# Stimuli Generation and Checking


- In general, checking should be isolated from the stimuli generation
  - Modularity ability to replace the stimuli generator
  - Reusability ability to use the checkers at higher level of the design hierarchy
- Exceptions
  - Self-checking tests
  - Golden vectors
- The stimuli generation can assist checking by improving observability
  - Help transfer events from dark corners to the spotlight

COMSM0115 - Design Verification

### Scoreboards

- Scoreboards are smart data structures that keep track of events in the DUV during simulation
- Usually, scoreboards are global
  - One scoreboard per verification environment
- Scoreboard are not checking mechanisms, but
  - The main purpose of using scoreboards is for
  - In practice, many checkers are implemented inside scoreboards
  - There are many typical checks that are done with scoreboards

# **Scoreboard Operation**



COMSM0115 - Design Verification

#### Scoreboards

- Sources of information to the scoreboard
  - Primarily, the inputs and outputs of the DUV
  - Internal events can also be used
- Types of checks done with scoreboard
  - Matching between inputs and outputs

    - Nothing is lost
       Input with no matching output Input with no matching output
       Nothing is born

       Output with no matching inputs

       Data matching
  - Timing rules
  - Delay from input to output is within limits
     Ordering rules

Scoreboards are very useful in data flow designs Routers and calc1

COMSM0115 - Design Verification

# Scoreboarding in e - 1

· Assume: DUV does not change order of packets.

```
    Hence, first packet on scoreboard has to match received packet.
```

# Scoreboarding in e - 2

#### Recording a packet on the scoreboard:

Extend driver such that

- When packet is driven into DUV call add\_packet method of scoreboard.
- Current packet is copied to scoreboard.
- It is useful to define an event that indicates when packet is being driven

#### Checking for a packet on the scoreboard:

Extend receiver such that

- When a packet was received from DUV call check\_packet.
  - Try to find the matching packet on scoreboard.
- It is useful to define an event that indicates when a packet is being received.

Kerstin Eder

COMSM0115 - Design Verification

# Side Note - Graceful End-of-test

- · Checking that nothing is lost is very important
- If an input does not have a matching output, how can we distinguish between two cases
  - distinguish between two cases

     The input is lost or hopelessly stuck in the DUV
  - The DUV did not have enough time to handle the input
- Possible solution Start a timer when a new input enters the DLIV
  - If the timer expires, that input is lost or stuck
- But, what if the delay cannot be bound?
- Alternative (or complementary) solution stop the inputs before the end of the test and let the design clean itself
  - Because there are no new inputs, things that are stuck inside have a chance to get free

COMSM0115 – Design Verification


#### Reference Models

- A reference model is an oracle that tells how the DUV should behave
  - Usually in the form of an alternative implementation
- It runs in parallel to the DUV, using the same inputs and provides the checking mechanisms with information about the expected behavior
  - Checking is done by comparing the expected behavior to the actual one
- Pure reference models can run independently of the DUV
  - But not all reference models are pure (example later)

Kerstin Ede

COMSM0115 - Design Verification

# **Reference Model Operation**



# Reference Models

- Reference models have many uses
  - Checking
  - Aids for stimuli generation
  - "Smart" BFM imitate the function of the DUV
  - Vehicles for SW development
- What can we check with a reference model
  - In principal, anything
  - In practice it depends on the level of details and accuracy of the reference model
    - And how much of its behavior we are willing to expose

Kerstin Eder

COMSM0115 - Design Verification

#### Levels of Abstraction

- The level of abstraction in a reference model dictates the type of information we can get out of it for checking
  - Functionally accurate models can be used only to check correctness of data, usually at the end of the test or at well defined points in time
    - Timing, order, and other checks need other means
  - Cycle accurate models can be used for checking all aspects of I/O behavior
  - Cycle accurate and latch accurate models can be used also for checking the internal state of the DUV
    - The book calls this type of model deep function reference model

Kerstin Eder

COMSM0115 - Design Verification

# Sometimes it is impossible (or very hard) for the reference model to duplicate significant decisions made by the DUV Possible solution: Use information from the DUV to assist the reference model!

# **Rule-based Checking**

- Checks that a set of rules hold in the DUV
- Essentially, all checking is rule-based

if (not something) then error

- Something can be
  - Value of a register matches value in reference model
  - Data in a packet at the DUV output matches data in the input as stored in the scoreboard
  - response\_out == 0 → data\_out == 0
- Rule-based checking usually refers to the last case

Kerstin Eder

COMSM0115 – Design Verification

# Rule-based Checking

- Rules can come from many sources
  - All levels of the design process
  - Spec, high-level design, implementation
  - Behavior of neighboring units
- Rules checking can be implemented in many places
  - External checking tools
  - Various places in the verification environment
    - Interface monitors
    - Scoreboards
  - End-of-test checkers
    In the DLIV itself
- Rule-based checking that is embedded in the DUV code is called assertions
- Lecture on Assertion-Based Verification

Kerstin Ede

COMSM0115 - Design Verification

Putting Coverage, Generation and Checking together:

#### The Verification Environment

(With many thanks to Cadence for providing the animations in this section.)

