Design Verification COMS30026

(COMS30066 with coursework)

WEEKLY LIVE SESSION – W7 Kerstin Eder

Trustworthy Systems Lab





- ✓ High-level Verification: sn and e Part 1
- ✓ High-level Verification: sn and e Part 2
- ✓ Cadence e language training course

- ✓ High-level Verification: sn and e Part 1
- ✓ High-level Verification: sn and e Part 2
- ✓ Cadence e language training course
- Lab from Week 6:
 - Practical 2 (Weeks 6-11)
 - calc1 DUV provided as white box design
 - Specification clarification
 - Refinement of your Verification Plan
 - Debug calculator design using Specman and "e"
 - Basic "e" testbench on Blackboard

DESIGN VERIFICATION Practical 2: Debugging a Calculator Design (Weeks 6-11)

The aim of this practical is for you to explore advanced verification methodologies and to experience the power of automation in simulation-based verification with state-of-the-art industrial verification tools.

This practical requires you to find bugs in the same calculator design as used for Practical 1, but this time you should explore the use of the e language and the Specman Elite verification environment to perform the verification. In particular, this practical offers you the opportunity to practice and develop skills in using an advanced verification methodology including constrained pseudo-random test generation, automatic checking and different forms of coverage.

For this practical, the calc1 calculator design source code is provided. An example .e testbench has been demonstrated during a live session. This testbench implements basic constrained pseudorandom test generation, a simple check for the ADD command and shows how coverage can be collected. The .e code of this testbench is provided to give you a starting point.

Calculator Specification - [same functionality as for Practical 1]

Input/Output Specification

The calculator has 4 commands: add, subtract, shift left and shift right. It can handle (but not process) 4 requests in parallel. All 4 requestors use separate input signals. All requestors have equal priority. Figure 1 shows the input output ports of the calculator.




Figure 1: Top-level of Calculator Design for Specman Testbench Development

- Assertion-based Verification Part I
 - ✓ Introduction and OVL
- Assertion-based Verification Part II
 - Property formalisation and SVA
- Functional Formal Verification

Revision: Use of Assertions

- Properties describe facts about a design.
- Properties can be used to write
 - Statements about the expected behaviour of the design and its interfaces
 - Combinatorial and sequential
 - (Can be used for simulation-based or for formal verification.)
 - Checkers that are active during simulation
 - e.g. protocol checkers
 - Constraints that define legal stimulus for simulation
 - Assumptions made for formal verification
 - Functional coverage points
- Remember to re-use existing assertions, property libraries or checks embedded in VIP.

- Assertion-based Verification Part I
 - ✓ Introduction and OVL
- Assertion-based Verification Part II
 - Property formalisation and SVA
- Functional Formal Verification
- Lab Week 7:
 - Practical 2 (Weeks 6-11)
 - SN Demo in the lab this week
 - Cadence e language training course
 - All .e and .v files and the lab sheet are on BB, please download in preparation for the demo.

Next

Recordings of lectures for Week 7:

- ✓ Assertion-based Verification Part I and Part II
- ✓ Functional Formal Verification (by end of week)
- uobdv.github.io/Design-Verification/
 shows a weekly schedule of topics to watch, ideally
 BEFORE the next online session
- Recordings are available from Blackboard unit page
- Tasks for you this week:
 - Ensure you've watched the e language lectures and you have familiarized yourself with **Practical 2**
 - Complete the e language training course (if you've signed up)
 - Attend the lab session for a demo of the basic e language testbench modules to be used for Practical 2

Apple Guest Lecture 2021

Pete Vigil on Design Verification for GPUs - Practice and Challenges

Wednesday, 15 December 2021, 10am GMT

This talk covers the broad range of verification tools, techniques and processes, introduces aspects of GPU architecture, and explores the unique challenges of verification for GPU designs.

Speaker Bio: Pete Vigil is the site lead and design verification manager for the GPU group at Apple's St. Albans site. He has worked in verification for over 30 years, from start-ups to large companies, and on many types of designs including CPUs, GPUs, and other IP. Pete holds a BSCSE from Santa Clara University, has co-founded two verification start-ups. and is co-author on a number of design patents.

Design vs Verification



Salaries

Experience		Graduate	3 years	5 years	10 years	12+ years
District C Design	Perm (p.a)	£34,000	£42,000	£52,000	£65,000	£75,000+
Digtial IC Design	Cont (p.h)	-	£42	£48	£50	£52+
Digital IC Varification		£34,000	£42,000	£55,000	£65,000	£80,000+
Digital IC Verification		-	£42	£48	£52	£55+
Physical Design		£34,000	£42,000	£52,000	£65,000	£75,000+
Filysical Design		- 1	£40	£46	£50	£52+
FPGA Design		£31,000	£40,000	£47,000	£60,000	£70,000+
Tron Besign		-	£40	£48	£50	£52+
Analog/Mixed Signal IC Design		£34,000	£42,000	£52,000	£65,000	£75,000+
, maiog, mixed eighan ie besign			£42	£48	£52	£55+
RF IC Design		£37,000	£45,000	£57,000	£70,000	£85,000+
W 16 Besign		•	£42	£48	£52	£55+
Analog / RF Layout		£30,000	£38,000	£41,000	£52,000	£60,000+
		1 - 1	£40	£45	£50	£50+
IC Test		£32,000	£38,000	£40,000	£45,000	£60,000+
10 1030			£45	£50	£55	£60+
IC Process		£32,000	£38,000	£40,000	£45,000	£60,000
	A 10	No.	-	10-	-	-















Welcome to DVClub!

Our charter is to provide local education and networking events for the semiconductor verification and design community in North America. Founded by Eric Hennenhoefer in 2005, and now managed by Paradigm Works Engineers - Michael Hoyt, Jim Crocker, and Kelly Larson (Tesla). DVClub regularly holds events across North America including - San Jose, Austin, Boston, Portland, Toronto, RTP, and Fort Collins. If you are new to DVClub, please join DVClub or register for a specific event and follow us on Twitter for updates on upcoming events in your area!

Register For An Event

Join DVClub

DVClub Conference Schedule 2021 (Online)

May 5	Silicon Valley/LA/Portland	September 15	Austin/Ft Collins/MN
June 9	Austin/Ft. Collins/MN	October 20	North America
July 21	Toronto/Boston/RTP	November 17	Silicon Valley/LA/Portland
August 11	Silicon Valley/LA/Portland	December 8	Austin/Ft Collins/MN

Upcoming Events

Diamond Sponsors



https://dvclub.org/

DVClub

The Design and Verification Club (Europe and India)

The principal goal of each DVCLUB conference is the sharing of technical expertise amongst professionals while helping build the verification community through regular educational and networking events. DVClub membership is free and is open to all non-service provider semiconductor professionals.



DVClub currently has chapters in Austin, Bangalore, Boston, Bristol, Cambridge, Dallas, Delhi, Eindhoven, Grenoble, RTP, Shanghai, Silicon Valley, Sophia Antipolis and Toronto. T&VS organise events in Europe and India.

DVClub Europe

Forthcoming Events	
DVClub Europe: Diary Dates	
Using ML and AI in EDA Tools	Nov 23, 2021
Previous Events	
Previous Events Formal Verification Adoption Made Easy	Sep 07, 2021
	Sep 07, 2021 Apr 20, 2021


DVClub India

Forthcoming and Previous Events


ep, 2018
ov, 2017
or, 2017
ay, 2016

DVClub China

See previous Events



https://www.testandverification.com/conferences/dvclub/europe/using-ml-and-ai-in-eda-tools



https://www.eventbrite.co.uk/e/nmi-meet-greet-event-tickets-192182562217

Questions

