COMS31700 Design Verification:

High-level Verification with specman and e

Kerstin Eder

Design Automation and Verification

Trustworthy Systems Laboratory

https://www.bristol.ac.uk/engineering/research/trustworthy-systems-laboratory/





"Improving Shareholder Value by Separating Verification from Design"

The semiconductor industry continues to strive to manage the ever increasing risk of leaving a corner case bug that becomes the next front page story for EETimes. With cost of failure fast becoming a common agenda point in many semiconductor board room meetings around the world, how can you deliver to the ever growing demands of increasing shareholder value?

Managing scarce resources to deliver sustainable competitive advantage is the platform upon which most of today's strategic thinking is built. Yet in the complex world of semiconductor product design we continue to see the promotion of the "jack of all trades" designer in the false belief that it actually reduces costs.

Separating verification from design is a natural evolution to the necessary specialization that has become functional verification today. Why do accounting regulations demand that you employ armies of auditors to review your end of year accounts? When, not so many years ago, you could get away with your own accountants completing this function.

Auditors are much the same as verification engineers. They are approaching the problem from a completely different perspective. They do not come with the cognitive incompetence of "I know that's right, because I produced it!" The global company graveyard is littered with the tomb-stones of many household names that have made this mistake, Enron included.

In this presentation, Verisity will deliver a solution to provide unique value that can be generated when you separate the concerns of functional verification from design. Reducing the cost of failure risks and significantly improving the effectiveness of your scarce engineering resource by automating the process of verification itself.

Presenter at edaForum04, Dresden, Germany, December 9th/10th 2004: Coby Hanoch, Senior Vice President of Sales, Verisity Design, Inc.

High-level Verification

State-of-the-art Verification Methodology

- Focus on Automation of the Verification Process
- Tools: now from Cadence (who bought Verisity in April 2005)
 - Specman Elite (SN) and
 - "e" verification language

EDA Software Access

- Access to specman and the Cadence verification tools should automatically be enabled if you follow the instructions on EDA Software Access as described online at https://uobdv.github.io/Design-Verification/
- It is assumed that you have worked through at least 75% of the Specman Fundamentals for Block-Level Environment Developers https://www.cadence.com/content/cadence-www/global/en_US/home/training/all-courses/85034.html online training course.

Coverage-Driven Verification

Aim:

 Raise level of abstraction, enable automation and, thus, enhance productivity.


Strategy

Putting Coverage, Generation and Checking together:

The Coverage-Driven Verification Environment

Traditional Approach: Directed Testing

Verification engineer sets goals and writes directed test for each item in the Verification Plan:



Redo if design changes


- Automation Significant manual effort to write all the tests
- Automation Work required to verify each goal was reached
- Completeness Poor coverage of non-goal scenarios ... especially the cases that you didn't "think of"

Directed Test Environment

- Composition of a directed test
 - Directed tests contain more than just stimulus.
 - Checks are embedded into the tests to verify correct behavior.
 - The passing of each test is the indicator that a functionality has been exercised.
- Reusability and maintenance
 - Tests can become quite complex, making it difficult to understand the intent of what functionality is being verified
 - Since the checking is distributed throughout the test suite, it is a lot of maintenance to keep checks updated
 - It is usually difficult or impossible to reuse the tests across projects or from module to system level
- The more tests you have the more effort is required to develop and maintain them directed tests stimulus check maint COV stimulus 2 check maint stimulus COV 3 check maint stimulus cov check maint 4 stimulus COV 4 . 5 . 6 . 7 . 8 . maint 5 check stimulus COV check 6 cov maint stimulus Directed test approach check maint stimulus COV maint 8 check stimulus COV driver slave DUT check COV stimulus maint

Coverage Driven Verification Methodology: Defining Coverage "Goals" Enables Automation

Focuses on reaching **goal areas** (*versus execution of test lists*):



Constrained-random stimulus generation explores goal areas (& beyond).

Coverage shows which *goals* have been exercised and which need attention.


(Checking needs to be in place to assess DUT/DUV response.)

Automation – Constrained-random stimulus accelerates hitting coverage goals and exposing bugs. Coverage and checking results indicate effectiveness of each simulation, which enables scaling many parallel runs.

Coverage Driven Environment

Composition of a coverage driven environment

- Reusable stimulus sequences developed with "constrained random" generation.
- Running unique seeds allows the environment to exercise different functionality.
- Monitors independently watch the environment.
- Independent checks observe correct behavior and flag incorrect behavior.
- Independent coverage points indicate which functionality has been exercised.



SN Main Enabling Technologies

Constraint-driven Test Generation

- Create lots of meaningful tests quickly.
- Control over automatic test generation.
- Capture constraints from spec and verification plan.


Data and Temporal Checking

- Self-checking modules ensure data correctness and temporal properties.
- Checks are always active.
 - Unless turned off by: set check IGNORE ;-)


Functional Coverage Collection and Analysis

- Automatic functional coverage collection.
- Analyse progress against functional coverage metrics.
- Promotes Coverage Driven Verification (CDV)

SN Verification Automation




Complete SN Verification Process



The key is the **Verification Plan!**

Complete SN Verification Process



The key is the **Verification Plan!**

The e Language: A Fresh Separation of Concerns

Yoav Hollander Matthew Morley Amos Noy Verisity Ltd., 8 Hamelacha St., Rosh-Ha-Ain 48091, Israel

December 20, 2000

Abstract

The e programming language enjoys widespread use in the microchip industry with applications to specification, modeling, testing and verification of hardware systems and their operating environments. Unique features of e include a combination of object oriented and constraint oriented mechanisms for the specification of data formats and interdependencies, interesting mechanisms of inheritance, and an efficient combination of interpreted and compiled code. Since the language is also extensible it serves as a living, industrial scale, implementation and application of the aspect oriented programming paradigm. This paper briefly describes the e language highlighting its novel features and their particular suitability to the task of hardware verification, and reports on our experience of aspect oriented programming in this intense commercial setting.

crosscut the system's class and module structure. Much of the complexity and brittleness in existing systems appears to stem from the way in which the implementation of these kinds of concerns comes to be intertwined throughout the code."

Mezini and Lieberherr [4] similarly observe that while object oriented techniques have given the programmer excellent data abstraction mechanisms, objects themselves are cumbersome when it comes to expressing aspects of behaviour that affect several data types. Conversely, OOP fails in naturally facilitating non-invasive extension mechanisms for layering new functionality over existing code. Essentially the same issue motivates the SOP community [2], and authors such as Lauesen [5], Wilde [7], Fisler [8] amongst many others.

Hollander, Y.; Morley, M.; Noy, A., "The e language: a fresh separation of concerns," in *Technology of Object-Oriented Languages and Systems, 2001. TOOLS 38. Proceedings*, vol., no., pp.41-50, 2001

DOI: 10.1109/TOOLS.2001.911754

Basics of the "e" Language

An "e" component is a representation of the "rest of the world" as seen from an interface of the DUV.

- High-level language for writing verification environments:
 - test benches
 - coverage collection
 - test generation and checking
- "e" supports:
 - Modular aspect-oriented design
 - high-level data types
 - pseudo-random constrained-based data generation
 - events
 - high-level checking
 - checking of basic timing properties

Aspect-oriented Programming

- AOP is the "next step up" from object-oriented programming.
 - Testcases have specific purposes:
 - Does parity check on packets work?
 - Are timing properties of transmission protocol valid?
 - Both are different concerns: They are orthogonal!
 - Two aspects of same application DUV.
- AOP provides mechanisms to separate these two concerns into separate aspects of the verification environment.
- Well-defined techniques for adding declarations, inserting or replacing code from the outside of a class, without editing the original class.

On-line Help

- All Specman and "e" language help is on-line:
 - e language reference
 - Command reference for Specman Elite
 - User guide etc.

Make sure you follow the EDA setup:

- > module use /eda/cadence/modules
- > module load course/COMS31700

Then:

- For sn and "e" help use sn help.sh from command line.
- For IUS/ncsim help use cdnshelp from command line.

File Format

- An "e" code segment is enclosed with a begin-code marker < ' and an end-code marker '>.
 - Both the begin-code marker and the end-code markers must be placed at the beginning of a line (left-most), with no other text on that same line.
- Example "e" code segment:

```
<'
import cpu_test_env;
'>
```

 Several code segments can appear in one file, each segment consists of one or more statements.

Comments

"e" files begin with a comment!

- This comment ends when first begin-code marker < ' is found.
- Comments in code segments can be marked with – or //.

 Use end-code '> and begin-code < ' markers to write several consecutive lines of comment in the middle of code segments.

Syntactic Elements

- Statements are top-level constructs.
 - Valid within <' and '> markers.
 - Statements always end with a semicolon ";"!
- Struct members are second-level constructs.
 - Valid only within a struct definition.
 - They are associated with dynamic constructs of a testbench e.g. stimulus.
 - (There are also Units which are associated with testbench constructs such as drivers/checkers/scoreboards. They exist for the duration of the simulation.)
- Actions are third-level constructs.
 - Valid only when associated with a struct member, such as a method or an event.
- Expressions are lower-level constructs.
 - Can be used only within another "e" construct.

Key Statement Types

struct Defines a new data structure.

unit Defines a new unit.

type Defines an enumerated type or subtype.

extend Extends a previously defined struct/type.

define Extends the language with a definition.

define OFFSET 5;

import must be first (after defines),

otherwise the order of statements is not

critical.

... (more, see on line doc)

Structs vs Units

- Structs are the most basic building blocks in "e".
 - Used to keep data and operations together.
 - packets, instructions, frames
 - Can be created at run-time, i.e. they are dynamic.
 - Data can be generated on-the-fly.
- Units are a special kind of struct.
 - Units are static! Can be generated during test phase only.
 - Allow mapping to HDL path. (Best way to connect to DUV.)
- Used for generators/checkers/monitors, bus functional models (BFMs), self-checking structures, overall testbench.
 - BFMs package all bus functional procedures of an interface, i.e. all transactions supported by the interface.
 - The transactions are abstracted from a physical-level interface to a procedural interface.
 - BFMs can be used to generate stimulus as well as to check the DUV response.

Structs and Struct Members

- Members are 2nd-level constructs: Valid only within a struct definition.
 - A simple struct for packets to be used in comms protocol:

```
type packet_kind: [atm, eth];
struct packet {
  len: uint;
  keep len < 256;
  kind: packet_kind;
};</pre>
```

keep: Specifies rules for constraints to influence data generation.

Another example struct for transactions:

```
struct transaction {
  address: uint;
  data: list of uint;
  transform(multiple:uint) is empty;
};
```

Struct Members

- Field: Defines data entry to be a member of the enclosing struct with explicit data type.
- Method: Defines operational procedure that can manipulate fields of enclosing struct and access run-time values in DUV.
- Subtype declaration: Defines instance of parent struct in which specific members have particular values or behaviour.
 - Use when for conditional constraints on possible values of a field.
- Constraint declaration: Influences distribution of values generated for data entries and the order in which values are generated, e.g.
 keep len < 256;
- Coverage declaration: Defines functional verification goals and collects data on how well the testbench is meeting these goals.
 - **cover** event-type **is** coverage-item-definition;
- Temporal declaration: Defines "e" events and their associated actions, e.g. event

```
type PCICommandType: [ IO READ=0x2, IO WRITE=0x3,
                       MEM READ=0x6, MEM WRITE=0x7 ];
struct pci transaction like transaction {
    command: PCICommandType;
    keep soft data.size() in [0..7];
   dual address: bool;
   when dual address pci_transaction {
        address2: uint;
    };
    bus id: uint;
    event initiate;
    on initiate {
      out("An event was initiated on bus ", bus id);
    };
    cover initiate is {
        item command;
    };
    transform(multiple: uint) is only {
        address = address * multiple;
    };
```

```
struct
                  be: [ IO READ=0x2, IO WRITE=0x3,
type
                        MEM READ=
                                           WRITE=0x7 ];
                                     field
struct pci transaction like tran
    command: PCICommandType;
    keep soft data.size()
                              field
    dual address: bool;
    when dual address pci transaction {
        address2:
                       field
    };
    bus id: uint;
    event initiate;
    on initiate {
      out("An event was initiated on bus ", bus id);
    };
    cover initiate is {
        item command;
    };
    transform(multiple:uint) is only {
        address = address * multiple;
    };
```

```
type PCICommandType: [ IO READ=0x2, IO WRITE=0x3,
                       MEM READ=0x6, MEM WRITE=0x7 ];
struct pci transaction like transaction {
    command: PCICommandType;
                                           constraint
    keep soft data.size() in [0..7];_
                                          declaration
    dual address: bool;
    when dual address pci_transaction {
        address2: uint;
    };
    bus id: uint;
    event initiate;
    on initiate {
      out("An event was initiated on bus ", bus id);
    };
    cover initiate is {
        item command;
    };
    transform(multiple:uint) is only {
        address = address * multiple;
    };
```


```
type PCICommandType: [ IO READ=0x2, IO WRITE=0x3,
                        MEM READ=0x6, MEM WRITE=0x7 ];
struct pci transaction like transaction {
                                                    type
    command: PCICommandType;
                                                   definition
    keep soft data.size() in [0..7];
    dual address: bool;
    when dual address pci_transaction {
       address2: uint;
     subtype
              nt;
     definition
              iate;
    on initiate {
      out("An event was initiated on bus ", bus id);
    };
    cover initiate is {
        item command;
    };
    transform(multiple:uint) is only {
        address = address * multiple;
    };
```

```
type PCICommandType: [ IO READ=0x2, IO WRITE=0x3,
                       MEM READ=0x6, MEM WRITE=0x7 ];
struct pci transaction like transaction {
    command: PCICommandType;
    keep soft data.size() in [0..7];
    dual address: bool;
   when dual address pci_transaction {
        address2: uint;
    };
   bus id: uint;
    event initiate;
    on initiate {
      out("An event was initiated on bus ", bus id);
    };
    cover initiate is {
        item command;
                                            method
    };
    transform(multiple:uint) is only {
        address = address * multiple;
    };
```

```
type PCICommandType: [ IO READ=0x2, IO WRITE=0x3,
                     MEM READ=0x6, MEM WRITE=0x7 ];
struct pci transaction like transaction {
   command: PCICommandType;
   keep soft data.size() in [0..7];
   dual address: bool;
   when dual address pci_transaction {
       address2: uint;
   };
   bus id: uint;
   event initiate;
                        event
   on initiate {
     out("An event was initiated on bus ", bus id);
   };
                              coverage
   item command;
   };
   transform(multiple:uint) is only {
       address = address * multiple;
   };
```

Predefined Structs

 An "e" environment contains by default a number of predefined structs (and of course some user-defined ones).



- The system struct sys is the root for user-defined structs.
 - Must instantiate user-defined structs under sys.
 - Contents of sys can be viewed via SN GUI.
- Similar to main in C.

Instantiation under sys

Every user-defined struct (including units) must be instantiated as a (sub)field of sys, e.g.

```
struct packet {
   address : uint (bits : 2);
   payload : uint (bytes : 64);
 };
unit router bfm {
    packets: list of packet;
};
extend sys {
    router: router bfm is instance;
};
```

Generation with SN

- Offline (prior to sim, i.e. in Generate phase):
 - Use Generate or Test command
 - Test calls Generate command!
 - Recursively generates everything under sys.
 - BEWARE: Can consume a lot of memory!

- Online (during sim):
 - Use gen action.
 - gen gen-item [keeping {...}]
 - Allows to dynamically generate values based on DUV state.

Using Constraints

keep constraint-bool-expr;

- where constraint-bool-expr is a simple or compound Boolean expression.
- States restriction on the values generated for fields in the struct.

```
keep kind!=tx or len==16;
```

 Describes required relationships between field values and other struct items.

```
struct packet {
  kind : [tx, rx];
  len : uint;
  keep kind == tx => len==16;
--when tx packet { keep len == 16; }; exactly same effect
};
```

 Hard constraints are applied when the enclosing struct is generated. If constraints can't be met, generator issues constraint contradiction message.

Generation with keep

- Generation order is important:
 - It influences the distribution of values!

```
struct packet {
  kind : [tx, rx];
  len : uint;
  keep len > 15 => kind==rx;
};
```

- If kind is generated first, kind is tx about half the time because there are only two legal values for kind.
- If len is generated first, the distribution is different.
- Consider using: keep gen (kind) before (length);

Using Soft Constraints

Using keep soft (e.g. to set default values) and select:

```
struct transaction {
   address : uint;
   keep soft address == select {
     10: [0..49];
     60: 50;
     30: [51..99];
   };
};
```

NOTE: Soft constraints can be overridden by hard constraints!

```
Does not
need to add
up to 100!

extend instruction {
    keep soft op_code == select {
        40: [ADD, ADDI, SUB, SUBI];
        20: [XOR, XORI];
        10: [JMP, CALL, RET, NOP];
    };
};
```

 In practice, getting the weights/bias right (for coverage closure) requires significant engineering skill.

Randomized Test Generation needs...

... repeatability:

Same testbench version + same test

- + same random seed
- = same stimulus data.

Is this all? The testbench evolves over time!

Randomized Test Generation needs...

Repeatability:

Same testbench version + same test

- + same random seed
- = same stimulus data.

Random stability:

- Changes to the testbench should not affect orthogonal aspects!
 - Packet data structure:

```
struct packet {
    ...
    payload: list of byte;
    ...};
```

Randomized Test Generation needs...

Repeatability:

Same testbench version + same test

- + same random seed
- = same stimulus data.

Random stability:

- Changes to the testbench should not affect orthogonal aspects!
 - Packet data structure with new interrupted field:

```
struct packet {
    ...
    payload: list of byte;
    interrupted: bool;
    ...};
```

With same seed we should get the same payload data!

Packing: Driving Stimulus into the DUV

pack() function:

- pack() is a Specman Elite system function.
 - pack(option:pack option, item: exp, ...): list of bit
- Converts higher-level data structure to bit stream required by DUV.

```
i_stream = pack(packing.high, opcode, op1, op2);
```

- pack options are: packing.high, packing.low or NULL
 - packing.high: 1st item at MSB
 - packing.low: 1st item at LSB
 - NULL: Use global default set initially to packing.low.
- item: A legal "e" expression that is a path to a scalar or a compound data item, such as a struct, field, list, or variable.

Packing High

```
packing.high: 1st item at MSB
 input stream = pack(packing.high,addr, data);
  packet.addr = 2'b11;
  packet.data[0] = 0xaa;
  packet.data[1] = 0xee;
  input stream = 11 10101010 11101110
```

Packing Low

```
packing.low: 1st item at LSB
 input_stream = pack(packing.low,addr, data);
 packet.addr = 2'b11;
 packet.data[0] = 0xaa;
 packet.data[1] = 0xee;
  input_stream = 11101110 10101010 11
```

Fields

```
[!][\%] field-name[:type] [[min-val..max-val]] [((bits | bytes):num)]
```

- ! Denotes an ungenerated field.
- % Denotes a physical field.
- The type for the field can be any scalar type, string, struct, or list.
- (bits | bytes: num) specifies width of field in bits or bytes.

- Field order is important!
 - It is the packing order for physical fields.

Physical Fields

- Marked with %.
- Physical fields are packed when the struct is packed.
- Used for fields that represent data that will be sent to HDL design in the simulator.
- If no range is specified, width of field is determined by field's type.
- If the field's type does not have a known width, you must use (bits | bytes: num) syntax to define the width.
 - (Important for packing!)

Non-physical fields are called virtual fields.

- They are not packed automatically when the struct is packed.
 - (They can be packed individually if needed.)

Ungenerated Fields

- Marked with
 - Values for these fields are not auto generated.
 - Useful for fields that:
 - Are explicitly assigned values during verification.
 - Must contain values whose computation is too complicated to be expressed with constraints.
 - Ungenerated fields get default initial value:
 - 0 for scalars, NULL for structs and empty list for lists.
 - Ungenerated fields whose value is from a range (e.g. [20..30]) get initialized to the first value in range.
 - If the field is a struct it won't be allocated and none of the fields in it will be generated.

Limitations of e's AOP Implementation

- (Too) Many things can be extended!
 - So more discipline and structure is required.
- Fields can only be appended:
 - Fields are physically appended to existing fields
 - Might create a problem when packing (wrt packing order)!
- Variance control fields: Extensions can only be specified for a single value of the control field.
 - Instructions SHL and SHR have a feature that applies to both.
 - Needs to be specified for both, or use the following trick!

Extensions via *variance control fields* can only be specified for a single value of the control field!


- To get around this, introduce an additional virtual field.
- This field controls the common extensions.
- Example: Extension to an instruction struct (for Calc_1 design):

```
type opcode t : [ NOP, ADD, SUB, INV, INV1, SHL, SHR ] (bits : 4);
      struct instruction s {
         %cmd in : opcode t;
         %din1 : uint (bits:32);
         %din2 : uint (bits:32);
         !resp : uint (bits:2);
         !dout : uint (bits:32);
         check response(ins : instruction s) is empty;
      }; // struct instruction s
      extend instruction s {
         is a shift : bool;
        keep is a shift == opcode in [SHL, SHR];
        when is a shift instruction s {
          // Common extension to SHL and SHR goes here.
```

Limitations of e's AOP Implementation

- (Too) Many things can be extended!
 - So more discipline and structure is required.
- Fields can only be appended:
 - Fields are physically appended to existing fields
 - Might create a problem when packing!
- Variance control fields: Extensions can only be specified for a single value of the control field.
 - Instructions SHL and SHR have a feature that applies to both.
 - Needs to be specified for both, or use the trick on previous slide!
- Methods can only be appended, prepended or replaced.
- Aspects are order-dependent (on loading).

Synch between SN and Simulator




SN Predefined Event: @sim

```
event clk is rise (clk_p$) @sim;
```

- @sim is a special sampling event.
- @sim occurs at any simulator callback.

Synch between SN and Simulator



SN Predefined Event: @sim

```
event clk is rise (clk_p$) @sim;
```

- @sim is a special sampling event.
- @sim occurs at any simulator callback.
 - Expression must be an HDL signal path in the simulated model.
- Signal does not have to be a clock.
 - No restriction for signal to be periodic or synchronous.
- Heavy use of @sim events might slow down simulation!
 - Clock signal can also be emitted from "e" code and driven into DUV. (But usually more efficient to generate clock in HDL.)
- When not running with a simulator attached to SN, use
 @sys.any.

Events in SN

- Events are struct members.
- Events are used to synchronize with the DUV or to debug a test.

Automatic emission of events:

```
    extend driver_s {
        event clk is fall(clk_p$) @sim;
        event resp is change(out_resp1_p$)@clk;
    };

/>
```

Events in SN

- Events are struct members.
- Events are used to synchronize with the DUV or to debug a test.

Explicit emission of event:

```
    extend driver_s {
        collect_response(cmd : command_s) @clk is also {
            emit cmd.cmd_complete;
        };
    };
```

Advanced Techniques: SN temporal checking

SN Temporal Language

- Capture behaviour over time for synchronization with DUV, functional coverage and protocol checking.
- Language consists of:
 - temporal expressions (TEs)
 - temporal operators
- Use event struct members to define occurrences of events during a sim run
- Use expect struct members for checking temporal behaviour
- PSL/Sugar and SVA compatible expressions.

Temporal Expressions in "e"

- Each TE is associated with a sampling event.
- Sampling event indicates when the TE should be evaluated by SN.

Syntax examples:

```
true(boolean-exp)@sample-event
rise/fall/change(expression)@sample-event
```

Temporal Checking Methodology

- 1. Capture important DUV temporal behaviour with events and TEs.
- Use expect struct members to declare temporal checks.
 expect TE else dut error(string);


Example temporal checks:

Conforming to Stimulus Protocol

- Need be able to react to state of DUV during simulation!
 - clock, signal changes, sequences of events
- "e" language provides wait (till next cycle) and sync actions which allow to pause procedural code until event occurs.

```
print a;
wait true(enable_p$==1)@clk;
print b;
```

```
print a;
sync true(enable_p$==1)@clk;
print b;
```



Methods with a Notion of Time

TCMs - Time Consuming Methods

- Depend on sampling event.
- Can be executed over several simulation cycles.

```
collect_response(cmd : command_s) @clk is {
   wait @resp; -- wait for the response
   cmd.resp = out_resp1_p$;
   cmd.dout = out_data1_p$;
}; // collect_response
```

Implicit synchronization action at beginning of TCM.


Methods with a Notion of Time

TCMs - Time Consuming Methods

TCM must be called or started to execute.

- Non-TCMs can't call TCMs because they have no notion of time.
- TCMs can (only) be started (using start) from a non-TCM!


Synch between SN and Simulator



Advanced Checking:

Scoreboarding in e

(this refers back to the lecture on checking)



Scoreboarding in e - 1

- Assume: DUV does not change order of packets.
 - Hence, first packet on scoreboard has to match received packet.

```
import packet s;
unit scoreboard {
  !expected packets : list of packet s;
  add packet(p in : packet s) is {
    expected packets.add(p in);
  };
  check packet(p out : packet s) is {
    var diff : list of string;
    -- Compare physical fields of first packet on scb with p out.
    -- Report up to 10 differences.
    diff = deep compare physical(expected packets[0], p out, 10);
    check that (diff.is empty())
          else dut error (''Packet not found on scoreboard.'', diff);
    -- If match was successful, continue.
    out(''Found received packet on scoreboard.'');
    expected packets.delete(0);
  };
};
```

Scoreboarding in e - 2

Recording a packet on the scoreboard:

Extend driver such that

- When packet is driven into DUV call add_packet method of scoreboard.
 - Current packet is copied to scoreboard.
- It is useful to define an event that indicates when packet is being driven.

Checking for a packet on the scoreboard:

Extend receiver such that

- When a packet was received from DUV call check packet.
 - Try to find the matching packet on scoreboard.
- It is useful to define an event that indicates when a packet is being received.

Specman Elite Tutorial

- DUV: simple CPU (ALU, 4 regs, PC, PC_Stack, fetch/exec FSM)
 - Interface: clock, reset, instruction [8 bit]
- Learn how to:
 - Design the verification environment
 - Define DUV interfaces
 - Generate a simple test
 - Drive and check the DUV
 - Generate constraint-driven tests
 - Define and analyse test coverage
 - Create corner case tests
 - Create temporal and data checks
 - Analyse and bypass bugs
- About 100 pages. A really easy "learn by doing" lab. Takes about 2h. ⓒ

We have now covered

- Basics of the "e" verification language.
 - If not yet done, please finish the Specman Fundamentals for Block-Level Environment Developers

https://www.cadence.com/content/cadence-www/global/en_US/home/training/all-courses/85034.html#https://www.cadence.com/content/cadence-www/global/en_US/home/training/all-courses/85034.html

online training course this week.

- Next:
 - Assignment 2:
 - Intro to template .e code and verification method.
 - Hands-on session with demo.