

Introduction to Design Verification COMS31700

Kerstin Eder

Design Automation and Verification



Department of
COMPUTER SCIENCE

Welcome to COMS31700

- **Lecturer**
 - Kerstin EDER
 - Department of Computer Science
 - Room 3.25 MVB
 - Kerstin.Eder@bristol.ac.uk
 - Office hours:
 - Tu before our lectures but not 10:30-12:00
 - Alternatively, just come to my office.
 - Email may not get you a timely response.
- Lecture notes, exercises and assignments are/will be online at:
<http://www.cs.bris.ac.uk/Teaching/Resources/COMS31700/>
- Comments and feedback are always welcome

2

COMS31700 Unit Details

- **Lectures (weeks 1 – 12)**
 - Please check your timetable, at the moment:
 - Monday (1h) 14:00 – 14:50 in MVB 1.11
 - except for wk1, wk8, wk12 in QB 1.18
 - Tuesday (2h) 14:00 – 15:50 in MVB 1.11
 - except for wk4 PHYS B16/17 ENDERBY and wk8 QB 1.8
- **Practical Work (weeks 1 – 12)**
 - You are expected to invest 2h per week into practical work.
 - DV Help Desk on demand
 - Teaching Assistant: tbc
- **Assessment** *Deadlines will soon be on COMS31700 web page!*
 - 2 assignments (25% due in week 5/6, 25% due in week 10/11/12)
 - individual feedback session and assignment review seminars
 - Option to obtain “feed forward”
 - 1 exam (50% in January)

3

Literature and Study Resources

- **Janick Bergeron**
Writing Testbenches: Functional Verification of HDL Models.
First Edition, Kluwer, 2000, ISBN: 0-7923-7766-4
Second Edition, Kluwer, 2003, ISBN: 1-4020-7401-8
- verificationacademy.com
- In addition:
 - Lecture slides and on-line tutorials on COMS31700 web page
 - On-line documentation of ModelSim/Questa Simulator and SpecMan Elite
 - Watch the unit web page for further supplementary literature.

[Credits: Parts of the lecture notes contain material from the book “Comprehensive Functional Verification” by Bruce Wile et al, the book “Writing Testbenches: Functional Verification of HDL Models” by Janick Bergeron, the book “The Verilog Hardware Description Language” by Donald Thomas and from lecture slides developed at IBM (by Avi Ziv and Jacor Wolfstiel), the University of Pittsburgh, Penn State University, North Carolina State University and Ohio State University. The HDL for the assignments has been developed at IBM.]

4

What is this unit about?

Aim:

To familiarise you with the state of the art in Design Verification, and to give you the **technical background** plus some of the **practical skills** expected from a professional Design Verification Engineer.

- Pre-/Co-requisites: programming experience

On successful completion of this unit, you will be able to:

- understand the complexities and limits of verification;
- carry out functional verification and determine its effectiveness;
- set appropriate verification goals, select suitable verification methods and assess the associated risks;
- compile a verification plan that fits into the flow of a design project;
- organise a verification team.

5

Unit Outline

Lecture Topics

- Introduction: What is Verification? What is a Testbench?
- Verification Flow and Tools including basic Verilog HDL coding
- Verification cycle, methodology and plan including coverage
- Simulation-based Verification: Stimulus Generation and Checking
- Assertion-based Verification (ABV)
- Advanced Testbench Design Methodology with SpecMan Elite
- (Functional Formal Verification and Property Checking)

Labs

- Exercise 1: Evita Verilog interactive tutorial (do @ home asap)
- Exercise 2: Introduction to the ModelSim/Questa Simulator
- A1, weeks 2-6: Verification of calculator design with ModelSim/Questa
- Exercise 3: How to collect Code Coverage with ModelSim/Questa
- Exercise 4: Introduction to SpecMan Elite
- A2, weeks 7-11: Advanced testbench design with SpecMan Elite

6

What is Design Verification?

What is Design Verification?

“Design Verification is the process used to gain confidence in the correctness of a design w.r.t. the requirements and specification.”

Types of verification:

- Functional verification
- Timing verification
- ...
- What about performance?

8

Verification vs Validation

- **Verification:**
 - Confirms that a system has a given input / output behaviour, sometimes called the **transfer function** of a system.
- **Validation:**
 - Confirms that the system's transfer functions results in the intended system behaviour when the system is employed in its target environment, e.g. as a component of an embedded system.
- Validation is sometimes used when verification is meant.

9

Why is Verification important?

- Verification is the single biggest lever to effect the triple constraints:
 - ↑ **Quality**
 - A high quality track record preserves revenue and reputation.
 - Ideally a team can establish a “right-first-time” track record.
 - ↓ **Cost**
 - Fewer revs through the development/fabrication process means lower costs.
 - Respinning a chip costs hundreds of thousands of £/\$/€ + the associated lost opportunity costs.
 - ↓ **Timing/Schedule**
 - Fewer revs through the development/fabrication process means faster time-to-market.
 - Respinning a chip costs 6-8 weeks at least + the associated “lost opportunity” costs.

10

All about Bugs

Types of bugs
How are bugs introduced?
How can bugs be found?

Why do Designs have Bugs?

12

Why do Designs have Bugs?

```
graph TD; Problem([Problem]) -.-> Solution([Solution]); Problem --> Develop[Develop a computational solution]; Develop --> Design[Design the HW]; Design --> Manufacture[Manufacture the HW]; Design -.-> Solution;
```

13

13

Why do Designs have Bugs?

```
graph TD; Problem([Problem]) -.-> System([Inadequate performance]); Problem --> Spec[Specification]; Spec --> Manuf[Manufacture the HW]; Manuf --> System; Problem --- P_Errors[Domain knowledge errors]; Spec --- S_Errors[Specification too vague, Ambiguous specification, Communication errors]; Manuf --- M_Errors[Manufacturing errors]; System --- Sys_Errors[User errors, Inadequate performance]; Spec --- Int_Spec[Mis-interpretation of the specification]; Spec --- Comm_Err[Communication errors]; Manuf --- Alloc[Allocation errors]; Manuf --- Timing[Timing errors]; Manuf --- Integration[Integration errors]; Manuf --- Performance[Performance errors]; Manuf --- Natural[natural en.];
```

The diagram illustrates the sources of bugs in hardware design, showing a flow from **Problem** to **Specification** to **Manufacture the HW**, and finally to **Inadequate performance** (System). Bugs are represented by ants.

- Problem** (Cloud):
 - Domain knowledge errors
- Specification** (Box):
 - Specification too vague
 - Ambiguous specification
 - Communication errors
 - Mis-interpretation of the specification
- Manufacture the HW** (Box):
 - Manufacturing errors
 - Allocation errors
 - Timing errors
 - Integration errors
 - Performance errors
 - natural en.
- Inadequate performance** (Cloud):
 - User errors

Arrows indicate the flow of information and the progression of the design process, while dashed arrows highlight the final outcome of inadequate performance.

14

The human dimension

- Domain knowledge errors
- Problem
- Specification
- Ambiguous system requirements
- Misinterpretation
- Communication errors
- User errors
- Inadequate performance
- Manufacturing errors
- Performance
- Cultural differences
- Hardware

15

Cost of Bugs

Number of bugs found

Time

Initial Design Chip System Customer

Initial: Bug found early has little cost.

Design: Late to market cost.

Chip: Bug found at chip level has moderate cost.

System: Bug found on system test floor requires respin of the chip. Lost opportunity cost.

Customer: Huge costs are associated with finding a bug in your customer's environment. Loss of Reputation. Mask costs. Debug cost. Recall cost.

The longer a bug goes undetected, the more expensive it is!

Remember the Intel FDIV bug!

http://en.wikipedia.org/wiki/Pentium_FDIV_bug

16

Remember the Intel FDIV bug!
http://en.wikipedia.org/wiki/Pentium_FDIV_bug

[illegible]

17

Increasing Design Complexity vs tight TTM Constraints

ITRS Edition 2009, Design Chapter (<http://www.itrs.net>)

- Hardware and Software Design Gaps versus Time

The graph illustrates the increasing design complexity and tight time-to-market (TTM) constraints from 1981 to 2025. The Y-axis represents Log, and the X-axis represents Time (years). The graph shows three main lines representing different design metrics:

- HW including SW design gap** (steepest line, red): This line shows the most rapid increase in design complexity, reaching a point where additional SW is required for HW SoC's months.
- HW design gap** (moderate line, grey): This line shows a steady increase in design complexity, reaching a point where additional SW is required for HW SoC's months.
- SW productivity** (shallow line, blue): This line shows a slow increase in design complexity, reaching a point where additional SW is required for HW SoC's months.

Annotations on the graph include:

- LoC SW/Chip**, **Gates/Chip**, **Gates/Die**, **LoC/Die** (all increasing)
- Additional SW required for HW SoC's months** (increasing)
- Technology capabilities 2400 months** (increasing)
- HW design productivity: Piling with IP and memory** (increasing)
- SW productivity 265 years** (decreasing)

Moore's Law is also indicated as a dashed line.

Getting it right (first time) is more and more difficult:


- rapidly increasing design complexity
- tight "time-to-market" constraints

10

Getting it right (first time) is more and more difficult:

- rapidly increasing design complexity
- tight "time-to-market" constraints

Increasing Design Complexity



19


Increasing Design Complexity

- From mobile phone to smart phone



20

Shorter Time-To-Market Windows



21

Increasing Verification Productivity


Need to minimise verification time e.g. by using:

- Parallelism:** Add more resources
- Abstraction:**
 - Higher level of abstraction (i.e. C vs Assembly)
 - This often means a reduction of control!
- Automation:**
 - Tools to automate standard processes
 - Requires standard processes/methodology.
 - Usually a variety of functions, interfaces, protocols, and transformations must be verified.
 - Not all (verification) processes can be automated.

Productivity improvements drive early problem discovery!

22

Increasing Verification Productivity



23


Cost of Bugs to IP companies

- IP business model means ARM is not impacted by immediate re-spin costs
- BUT.....**
 - The ARM partners are shipping >6B units per year (2011)
 - The potential impact to business partners and is MASSIVE!
 - Support burden, debug and maintenance overhead
 - Cost of lost opportunity for client and for ARM
 - Potential for loss of credibility and reputation
 - Credibility impact translates to opportunity impact
 - Erosion of product integrity due to limitations of metal fixes
 - Critical bugs may quickly escalate to Exec level between ARM and ARM's partners
 - Remember the Intel FDIV bug!
 - http://en.wikipedia.org/wiki/Pentium_FDIV_bug
 - Bugs are a reality – perfect verification is a myth.
 - What matters is the ARM response.

24

Verification in the IC Design Process


The IC Design Process



Functional verification aims to demonstrate that the functional intent of a design is preserved in its implementation.

26

Chip Design Process



27


Role of Verification in IC Design

IC design process is complex:

- **Engineers need to balance conflict of interest:**
 - Tight time-to-market constraints vs. increasing design complexity
- **Aim:** "Right-first-time" design, "correct-by-construction"
- More and more time-consuming to obtain acceptable level of confidence in correctness of design!
- **design time << verification time**
 - Remember: Verification does not create value!
 - But it preserves revenue and reputation!
 - Up to 70% of design effort can go into verification.
 - 80% of all written code is in the verification environment.
 - Properly staffed design teams have dedicated verification engineers.
 - In some cases verification engineers outnumber designers 2:1.

28


Chip Design Process



29

What are you going to verify?

How do Designers know whether a circuit is correct?



31

Reconvergence Models [Bergeon]

Conceptual representation of the verification process

- Most important question:

What are you verifying?




- Purpose of verification is to ensure that the result of some transformation is as intended or as expected.

32

Verification vs. Test

- Often confused!**
 - Purpose of test is to show design was **manufactured** properly.
 - Verification is done to ensure that **design meets its functional intent prior to manufacture!**




- One test method is scanning: **"Design for Test"** methodology
 - Link all internal registers together into a chain.
 - Chain accessible from chip pins.
 - Allows control/observation of internal state.
 - Impacts area of design, but keeps testing cost down.
- Why not "Design for Verification"?** [Hot topic of research!]
- @DT, consider: What is design supposed to do? How will it be verified?

33

Formal: Equivalence Checking

Compares two models to check for equivalence.

- Proves mathematically that both are *logically equivalent*.
 - Commonly used on **lower levels** of design process.
- Example: RTL to Gates (Post Synthesis)




Why do equivalence checking when EDA tools exist for synthesis?

- See "HDL Chip Design - A Practical Guide for Designing, Synthesising, and Simulating ASICs and FPGAs using VHDL or Verilog" book by Douglas Smith page 136 and compare MUX spec with what they claim will be synthesised!

34

Equivalence Checking



- Conceptually, is there an input vector such that the output of the XOR gate can be "1"?

35

Cost of Verification

Necessary Evil

- Always takes too long and costs too much.
- As number of bugs found decreases, cost and time of finding remaining ones increases.

So when is verification done?

(Will investigate this later!)

- Remember: Verification does not generate revenue!

Yet indispensable

- To create revenue, design must be functionally correct and provide benefits to customer.
- Proper functional verification demonstrates **trustworthiness** of the design.
- Right-first-time designs demonstrate **professionalism** and "increase" reputation of design team.

36

Verification is similar to statistical hypothesis testing

Hypothesis "under test" is: **The design is functionally correct.**

	Good Design (no bugs in design)	Bad Design (buggy design)
Bugs found		
No Bugs found		

37

Verification is similar to statistical hypothesis testing

Hypothesis "under test" is: **The design is functionally correct.**

	Good Design (no bugs in design)	Bad Design (buggy design)
Bugs found	Type I: False Positive	
No Bugs found		

Type I mistakes ("convicting the innocent", a "false alarm"):

- Easy to identify - found error where none exists.

38

Verification is similar to statistical hypothesis testing

Hypothesis "under test" is: **The design is functionally correct.**

	Good Design (no bugs in design)	Bad Design (buggy design)
Bugs found	Type I: False Positive	
No Bugs found		Type II: False Negative

Type I mistakes ("convicting the innocent", a "false alarm"):

- Easy to identify - found error where none exists.

Type II mistakes ("letting the criminal walk free", a "miss"):

- Most serious - verification failed to identify an error!
- Can result in a bad design being shipped unknowingly!

39

Summary

- **What is Design Verification?**
 - Why do we care?
 - Verification vs validation
- **Bugs**
 - Sources of bugs
 - Cost of bugs
 - Importance of Design Verification
- **Impact of increasing design complexity**
 - ITRS
 - Shrinking time to market windows
 - Increasing Productivity
- **The chip design process**
 - Where does Verification "fit"?
- **Reconvergence Models**
 - Help us identify what is being verified

40