

# Verification at the Infineon Design Centre, Bristol

Dr. Tim Blackmore  
7<sup>th</sup> December 2015



## Overview



- 1 Semiconductor Industry
- 2 Infineon
- 3 Infineon, Bristol
- 4 Verification
- 5 Module and System level Verification
- 6 Verification Technologies
- 7 Re-use
- 8 Summary

# Semiconductor Industry




## Semiconductor Industry



### Moore's Law

- › Number of transistors on a semiconductor doubles every two years
- › Complexity and processing power doubles every two years
- › Size and price of a semiconductor halves every two years



- › Semiconductors have become ubiquitous
  - Computation, communication, power generation, trains, cars, domestic appliances, security, internet of things, ...

set date Copyright © Infineon Technologies AG 2015. All rights reserved.

4

## Working in the Semiconductor Industry



Fast moving industry – have to cope with exponential growth in complexity

- › 100x-200x increase in complexity in last 15 years
  - Generation-to-generation improvement in efficiency
  - Ability to think **innovatively**
  - Ability to learn from others - **continuous development**
- › New problems with every iteration
  - Strong **problem solving skills**
- › High degrees of automation
  - Use of EDA tools
  - Strong **programming, scripting and data analysing skills**
- › Re-use as much as possible
  - Understanding of **modular development**

set date Copyright © Infineon Technologies AG 2015. All rights reserved.

5

## Semiconductor Industry in Bristol Area









"Silicon Gorge" - 5<sup>th</sup> largest conglomeration of high tech companies in Europe (Wikipedia)

- › Infineon
  - World #1 in power semiconductors and #2 in automotive and in smart cards
- › Huawei, Broadcom, Qualcomm
  - Global leaders in ICT (Information and Communication Technology) solutions based in China/US
- › Imagination Technologies
  - A UK based world leader in supplying IP e.g. GPRs
- › Start-ups and young companies such as XMOS, ...

set date Copyright © Infineon Technologies AG 2015. All rights reserved.

6





### Advanced Driver Assistance Systems (ADAS)

- › ADAS applications include
  - Adaptive cruise control
  - Automatic parking
  - Collision Avoidance Systems
  - Driver Drowsiness Detection
  - ...
- › Typically ADAS applications require a car to have increased awareness of its surroundings
  - Uses RADAR, LIDAR, camera,
  - In future will use network connectivity
- › Requires very fast processing of a lot of data at a low cost

set date      Copyright © Infineon Technologies AG 2015. All rights reserved.      14

### Towards Autonomous Vehicles

- › ADAS technology could be used for AVs
- › Main barriers are legal, economic and cultural

<https://www.youtube.com/watch?v=0tmCLZOM8kw>


set date      Copyright © Infineon Technologies AG 2015. All rights reserved.      15



### Infineon, Bristol


- › Part of the Automotive *Microcontroller* Group of Infineon
- › Working on developing microcontrollers used in application areas such as
  - Engine Management - increased fuel efficiency, reduced emissions
  - ADAS
  - Safety (Airbags, drive-by-wire, ABS, ...)
- › Around 40 permanent engineers working in concept, design and verification
  - 18 permanent verification engineers

set date      Copyright © Infineon Technologies AG 2015. All rights reserved.      17



## Example Automotive System

### Electronic Stability Control System (including ABS)




set date

Copyright © Infineon Technologies AG 2015. All rights reserved.

19

## TC279TA Microcontroller




Source: <http://www.infineon.com/cms/en/product/microcontroller/32-bit-tricore-tm-microcontroller/aurix-tm-family/aurix-tm-family---tc279ta/channel.html?channel=db3a304342c787030142dbf31c2b151c>

set date

Copyright © Infineon Technologies AG 2015. All rights reserved.

20

## TC279TA Microcontroller – Bristol




set date

Copyright © Infineon Technologies AG 2015. All rights reserved.

21

## TC279TA Microcontroller - ADAS



set date

Copyright © Infineon Technologies AG 2015. All rights reserved.

22

## TriCore Processor

- › Processor development interesting and challenging
- › "The most widely distributed processor you've probably never heard of"
- › 250 Million sold as of 19 November 2015
- › On average every second vehicle contains one

Did You know that **TriCore**™ ...

- ... was the first 32-bit automotive microcontroller with integrated DSP functionality?
- ... is now in its 8th generation, from the earliest 25nm AURIX 1 family to the new, cutting-edge, 45nm AURIX™ family?
- ... is the first with the secure hardware extension module for theft protection and tamper resistance?
- ... is the first with a complete safety software package up to ASIL D?
- ... is the microcontroller of choice for over 50 automotive vendors worldwide?
- ... is the clear market leader for engine control applications?
- ... is used in every 2nd new car produced today?

<http://psm.infineon.com/TC>  
<http://www.infineon.com/tricore>


100 Million

set date

Copyright © Infineon Technologies AG 2015. All rights reserved.

23


## Verification



### Cost of Not Doing Verification

- › In 2014 General Motors spent \$3.2 billion on recalls and victim compensation and set aside a further \$900 million for future costs
  - Wiped out annual profits
  - \$2.1 billion on recalls
  - Largest single problem was a faulty ignition switch (caused engine to shut off and prevented airbag from deploying)
    - Connected with 124 deaths
    - Recalled >29 million vehicles worldwide
    - Mechanical problem rather leading to an electronic failures – a bug in the electronics could have had a similar effect
  - Software problems can also have similar effects – but much cheaper to replace

set date Copyright © Infineon Technologies AG 2015. All rights reserved. 26




### Summary

- › Typically > 50% - and often > 70% - of project spent in verification
- › Economic imperative
  - Fixing hardware bugs can be very expensive
  - Litigation can be very expensive
  - Loss of goodwill can be very expensive
- › Safety
  - Incorrect function can lead to loss of life
  - Since 2011 automotive electronics has it's own safety standard – ISO26262

set date Copyright © Infineon Technologies AG 2015. All rights reserved. 28

### Module and System Level Verification



## Challenges



- › **Complexity** makes it infeasible for single intellect to fully understand verification requirements of a complete sub-system
  - Currently ~30 engineers working in verification
- › **Controllability** – need complex software to control module inputs at sub-system level
  - Very difficult to stress interfaces sufficiently to reach all corner cases
- › **Observability** – self-checking software not sufficient to observe all failures -> need models and assertions
- › **Run times**
  - Simulation slows down as amount of logic increases
  - Formal tools can only prove simple properties on large designs

set date

Copyright © Infineon Technologies AG 2015. All rights reserved.

31

## Addressing the challenges



### Divide and Conquer

- › Divide systems into sub-systems and sub-systems into modules
  - Split at standard and simple interfaces
    - Standard interfaces such as busses
    - Simple interfaces may just be handshakes
  - Minimises risks of missing bugs in module interaction
  - Can end up with large modules – such as processors
- › Verification is then split
  - Module level - fully stresses module functionality
  - Sub-system and system level – checks interactions between modules and sub-systems

set date

Copyright © Infineon Technologies AG 2015. All rights reserved.

32

## Module Level Verification



### Goals of module level verification

- › Rigorous verification of complete module
- › Sufficient stimuli has been applied to achieve
  - Exacting code coverage goals (e.g. 100% line, branch and toggle coverage)
  - Functional coverage on
    - High level requirements
    - All features in Target Specification
    - All design corner cases
    - ...
- › And sufficient checkers are in place to detect any failure conditions

set date

Copyright © Infineon Technologies AG 2015. All rights reserved.

33

## Module Level Verification



### Goals achieved through

- › Simulation with test-case automation
  - Stimuli generated by constrained-random generation (using Specman/e)
    - Many thousands of scenarios covering many millions of transactions generated every night
    - Most interesting scenarios saved and re-run across bug fixes
  - Checking done by
    - Transaction-level (!) reference models and scoreboards
    - Assertions to check signal and timing behaviour
- › Targeted use of formal verification

set date

Copyright © Infineon Technologies AG 2015. All rights reserved.

34

## System and Sub-system Level Verification



### Target: Verify interactions between modules


- › Typical Goals
  - Modules are connected together correctly
  - Functionality requiring interactions between modules
  - Main metric - toggle coverage on module I/O
- › Goals typically achieved through
  - Self-checking C/C++ directed test cases, use-cases and benchmarks
  - Growing use of
    - Constrained-random (and graph-based) techniques
    - Reference models and assertions
    - Very targeted formal verification

set date

Copyright © Infineon Technologies AG 2015. All rights reserved.

35


## Verification Technologies



Verification Technologies	
Simulation	Formal
Run lots of example stimuli through DUV and check result	Exhaustive checking of properties
Complex Test Bench <ul style="list-style-type: none"> <li>Test case automation</li> <li>Reference models</li> <li>Object and aspect orientated languages</li> </ul>	No test bench <ul style="list-style-type: none"> <li>Only constraints on inputs to avoid false fails</li> <li>Constraints developed alongside properties</li> </ul>
Can deal with any size of design <ul style="list-style-type: none"> <li>Run times will slow down on large designs</li> </ul>	Capacity limitations mean only simple properties can be run on large designs
Measure effectiveness of stimuli and checkers using coverage	Measure completeness of properties using coverage

When we use formal			
Early	Formal Friendly	High Risk Blocks	Simple checks
<ul style="list-style-type: none"> <li>No up-front test bench development</li> <li>Take an Agile approach to design</li> <li>Property-driven approach</li> <li>Used by designers</li> </ul>	<ul style="list-style-type: none"> <li>Low effort and high return</li> <li>E.g. maths blocks such as adders and ECC encoders and decoders</li> </ul>	<ul style="list-style-type: none"> <li>High effort but still good RFE</li> <li>Candidate blocks: <ul style="list-style-type: none"> <li>Have many corner cases</li> <li>Are mission critical</li> <li>Highly configurable and highly re-used</li> </ul> </li> </ul>	<ul style="list-style-type: none"> <li>Properties generated by scripts or</li> <li>Inbuilt push-button Formal Apps</li> <li>Usable at (sub-) system level</li> <li>E.g. Connectivity checks using xml</li> </ul>

When we use simulation	
Most of the time	
<ul style="list-style-type: none"> <li>Work horse verification technology</li> <li>Expertise more generally available</li> <li>Scales better <ul style="list-style-type: none"> <li>In area (full module, sub-system, system)</li> <li>In time (e.g. radar data streams)</li> </ul> </li> </ul>	



Different types of re-use			
Across Generations	Across Products	Across Test Benches	Across Technologies
<ul style="list-style-type: none"> <li>Complexity doubles every generation</li> <li>Engineering effort remains approx. constant</li> <li>Cannot start again with each generation</li> </ul>	<ul style="list-style-type: none"> <li>Single generation will have high-end, low-end and application specific products</li> <li>IP and VIP must be configurable</li> <li>Integration will need fully verifying for each product</li> </ul>	<ul style="list-style-type: none"> <li>Supported by re-use methodologies (e.g. UVM)</li> <li>E.g. re-use of VIP for busses across all IP with bus interface</li> <li>E.g. re-use of checkers across hierarchies</li> </ul>	<ul style="list-style-type: none"> <li>Re-use between formal and simulation</li> <li>E.g. Re-use of constraints and properties as assertions</li> </ul>

Example Property	
<pre>prev(vld) =&gt; !vld // Cannot get back-to-back valids</pre>	
<ul style="list-style-type: none"> <li>Can be used as a <ol style="list-style-type: none"> <li>Formal property – check behaviour of DUV</li> <li>Formal constraint – constrain how formal tool can 'drive' vld into the DUV</li> <li>Assertion in simulation – check design or test bench behaviour</li> </ol> </li> <li>Supported by move from proprietary to standardised assertion languages (PSL, SVA) over the last ten years <ul style="list-style-type: none"> <li>Same property/constraint can be re-used in simulation without re-coding</li> </ul> </li> <li>Why would you want to do this ...?</li> </ul>	

## Formal Constraints



### Avoiding False Failures

- › Formal properties can fail due to the tool driving illegal inputs
  - The DUV is behaving in a bad but unrealistic way
- › Example
  - Protocol excludes possibility of back-to-back data
  - Property fails and the generated counter-example shows *vld* being driven in consecutive cycles
- › Detection : debug of counter-example given by failing properties
- › Solution : add constraint and re-run property
 

```
prev(vld) => !vld
```

set date

Copyright © Infineon Technologies AG 2015. All rights reserved.

43

## Incorrectly coded constraints



### False Passes

Example: Constraint

```
prev(vld) => !vld // Cannot get back-to-back valids
```

Incorrectly coded as

```
vld == !prev(vld) // Will make vld toggle!!
```

- › Over constraint – formal tool is now not fully exercising DUV within protocol
  - E.g. bug in DUV related to sequence {!vld; !vld; vld} will not be found
  - A pass may be a false pass
- › Over-constraints can be due to
  - Miscoded constraints
  - Misunderstanding of input behaviour

**False passes are the most common reason for missing bugs when using formal property checking**

set date

Copyright © Infineon Technologies AG 2015. All rights reserved.

44

## Detecting False Passes



- › Passing property gives nothing (or at least very little) to debug
- › Over-constraints can be detected by
  - Analysing code coverage achieved by property set
    - Some formal tools now have code coverage capability built in
    - Any lines of code not verified by properties? Are these expected?
  - Checking constraints in simulation
    - Constraint can be run as an assertion in simulation
    - Formal: `assume vld == !prev(vld) // Will make vld toggle`
    - Simulation: `assume vld == !prev(vld) // Will check vld toggles`
  - If the assertion fails then the constraint is incorrect (or there is a problem with the test bench) and needs to be re-worked (and the property set re-run)
  - Will not detect all over-constraints but will certainly detect this one!

set date

Copyright © Infineon Technologies AG 2015. All rights reserved.

45

## Checking Properties at Different Hierarchy Levels



- › Checking the properties at different hierarchy levels (IP, Subsystem, SoC) can help with checking that the block has been properly integrated
  - Failing property indicates inputs are driven incorrectly e.g. an IP driving valid data too aggressively
- › May not be possible to formally check properties at higher levels of hierarchy
  - Capacity issues for formal tools for large designs
  - New interfaces to constrain -> new false failures
- › Can easily check properties as assertions in simulation at different hierarchy levels
  - Should be sufficient to just check the constraints since have formally proved that if these are satisfied the properties hold

set date

Copyright © Infineon Technologies AG 2015. All rights reserved.

46

## Summary



### Summary



- › Semiconductor industry is fast moving
  - As a semiconductor company need to be able to handle drive for doubling of complexity every couple of years
- › Automotive semiconductors among quickest growing segments – driven by ADAS, AVs and electrification
- › Verification requirements for automotive applications are driven by conflicting requirements
  - Need to become more efficient
  - Large cost of getting it wrong – both economic and impact on safety

set date

Copyright © Infineon Technologies AG 2015. All rights reserved.

48



## Summary



- › Effectively and efficiently deal with complexity by
  - Divide and conquering
  - Careful planning
  - Achieving verification goals at appropriate level of hierarchy
  - Achieving verification goals with appropriate technology
  - Very good verification engineers working with leading edge tools and methodologies!
- › Re-use is a major driver for efficiency
  - Example of re-use of constraints and properties
    - across simulation and formal technologies
    - Across different hierarchy levels

set date

Copyright © Infineon Technologies AG 2015. All rights reserved.

49



Part of your life. Part of tomorrow.



## Addressing the challenges



### Verification Planning

Example Goal Types	Examples	Example Techniques
Requirements	The DMA shall be able to move data from source to target at 3.2 GB per second	Benchmark @ sub-system level
Features	The DMA has two move engines	FC @ module level
Properties	If a move engine is not in use it must service any new move requests	Assertions or formal property checking @ module level
Corner Cases	Both move engines are requested at the same time	FC @ module level
Connectivity	All module interfaces have been connected properly	Toggle coverage or formal checks @ sub-system level
Metrics	All branches in the RTL have been executed	Combined* Code coverage @ module level

set date

Copyright © Infineon Technologies AG 2015. All rights reserved.

51