# Design Verification COMS30026

(COMS30066 with coursework)

# WEEKLY LIVE SESSION – W3 Kerstin Eder

Trustworthy Systems Lab





## **Topics W1**

- ✓ Introduction to DV
- ✓ Verification Hierarchy
- ✓ Fundamentals of Simulation-based Verification
  - Driving & Checking

### Lab W1:

- get remote access to the EDA software
- teach yourself Verilog ©

# Topics W2

- ✓ Verification Tools
- ✓ Hardware Design Languages
- ✓ Verification Cycle, Methodology & Plan

### Lab W2:

- Introduction to ModelSim/Questa
  - installed on linux lab machines
- Work through mux testbench from Exercise 2
   <a href="https://uobdv.github.io/Design-Verification/">https://uobdv.github.io/Design-Verification/</a>

# Task(s) – Week 2

Review the foretellix blog <a href="https://blog.foretellix.com/">https://blog.foretellix.com/</a>



**HOME** 

ABOUT ▼

WHY THIS BLOG

TERMINOLOGY

**TOPICS** 

ALL POSTS

### GPT-3 and verification

July 20, 2020

Summary: This post talks about GPT-3, a new Machine Learning (ML) system currently making waves in the ML community. It explains why GPT-3 is a big deal, and then considers the verification implications of such systems. One way to look at GPT-3 (and the even-bigger GPT-4, GPT-5 etc. which are sure to follow) is as ...

Search ...

Archives

Select Month

More

### RV2020 Keynote by Lane Desborough on The Physical Side of Cyber-Physical Systems

https://youtu.be/QRknQBMK9LA?t=457

- It is possible and valuable to cross domains
- The future is already here, it just hasn't been evenly distributed yet. – William Gibson
- Bad things can happen during mode transitions, when the state of the system is changing
- Never forget that the physical side of cyber-physical systems involves energy
- Manage variation using hierarchical, temporal decoupling
- In cyber-physical systems, most any parameter can be a critical parameter ... so manage them all carefully ... if you don't manage change, change will manage you
- "Open" Process Automation Systems are nearly impossible to comprehend
- Interoperability is not a panacea
- So simple there are obviously no errors, or so complex there are no obvious errors
- Hardware, software, wetware, and the cyber-physical systems comprised thereof are different and should be treated as such
- Systems: the bigger they are, the less frequent but harder - they fall
- Take on only as much complexity as you can manage

   lives may be at stake

- When our commercial reach exceeds our technical grasp, we must look for new approaches
- Humans and computers are good at different things; improper task allocation creates problems
- Automation changes the nature of use error: from acts of commission to acts of omission
- The methods, tools, and processes to compose small, medium, and large systems are different
- Emergent properties will emerge
- The challenges with complexity have been known for a long time
- That which you do not have does not cause problems
- Complexity is easy to add hard to remove
- Complexity adds cost, risk, and delay (and technical debt, and late cycle surprises)
- All models are wrong, but some are useful George Box
- We build models to efficiently characterize what the system will do
- Modeling is a means not an end; different kinds of modeling serve different purposes
- One must be prepared to use as many characterizations methods as necessary



## Topics W3

- Stimuli Generation Part I: Foundations
- ✓ Stimuli Generation Part II: Test Automation
- Checking

### Lab W3:

- Introduction to Practical 1 (Weeks 2-5)
  - Specification review
  - Debug calculator design using Modelsim/Questa
  - Example testbench on Blackboard

#### DESIGN VERIFICATION Practical 1: Debugging a Calculator Design (Weeks 2-5)


This practical requires you to find bugs in a calculator design. The calculator specification is given below. The design HDL code is not available for this practical. You are expected to use a black box verification approach.

For simulation with ModelSim, the calculator design has been provided in the pre-compiled library calc1\_black\_box. The library is available from BlackBoard as a ZIP file. BlackBoard also provides you with instructions on how to set up your workspace with this library. The top-level module of the calculator design is called calc1. Please use the example testbench file provided on BlackBoard to check that you have set everything up correctly.

#### Calculator Specification

#### Input/Output Specification


The calculator has four commands: add, subtract, shift left and shift right. It can handle (but not process) four requests in parallel. All four requestors use separate input signals. All requestors have equal priority. Figure 1 shows the input output ports of the calculator.



### Opportunities – Week 3

- CDN Live 2021 is on 19 Oct 2021
- Registration is open at:

https://events.cadence.co m/event/1220226a-f2b7-474c-b2a1f08fdab24766/summary



- 2020 Wilson Research Group Verification Survey Results
  - Recording by Harry Foster on Blackboard

## Challenge



Photo from https://en.wikipedia.org/wiki/Edsger W. Dijkstra

- Find out about the work of Edsger W. Dijkstra.
- In particular, find what he said about testing and its limitations.

# Challenge



Photo from https://en.wikipedia.org/wiki/Edsger W. Dijkstra

- Find out about the work of Edsger W. Dijkstra.
- In particular, find what he said about testing and its limitations.

"Program testing can be used to show the presence of bugs, but never to show their absence!"

— Edsger W. Dijkstra

# Four necessary and sufficient conditions for deadlock

#### System Deadlocks

E. G. COFFMAN, JR.

Pennsylvania State University, University Park, Pennsylvania

M. J. ELPHICK

University of Newcastle upon Tyne, Newcastle upon Tyne, England

A. SHOSHANI

System Development Corporation, Santa Monica, California

E. G. Coffman, M. Elphick, and A. Shoshani. 1971. System Deadlocks.

ACM Comput. Surv. 3, 2 (June 1971), 67-78.

DOI: https://doi.org/10.1145/356586.356588

A problem of increasing importance in the design of large multiprogramming systems is the, so-called, deadlock or deadly-embrace problem. In this article we survey the work that has been done on the treatment of deadlocks from both the theoretical and practical points of view.

Key words and phrases: deadlocks, deadly embraces, system deadlocks, multiprogramming, interlock problems

CR categories: 4.10, 4.32

#### INTRODUCTION

One of the objectives of recent developments in operating systems—incorporating multiprogramming, multiprocessing, etc.—has been to improve the utilization of system resources (and hence reduce the cost to users) by distributing them among many concurrently executing tasks. In any operating system of this type the problem of deadlock must be considered. Requests by separate tasks for resources may possibly be granted in such a sequence that a group of

But if we assume that  $T_2$  is in the middle of some file on disk, then, because of hardware or software limitations, a preemption of the disk from  $T_2$  can be effectively tantamount to a sacrifice in the processing already accomplished by  $T_2$ . Under these circumstances, if  $T_1$  and  $T_2$  have no (temporary) alternative to waiting, they will be deadlocked and never able to proceed.

As shown by this example, deadlocks, or "deadly embraces" as E. W. Dijkstra has called them, can arise even though no single task requires more than the total resources.

This offers you an opportunity to learn material beyond what has been taught in this unit.

### **Next**

### Recordings of lectures for Week 3:

- ✓ Stimuli Generation Part I: Foundations
- ✓ Stimuli Generation Part II: Test Automation
- √ Checking
- uobdv.github.io/Design-Verification/
   shows a weekly schedule of topics to watch
   BEFORE the next online session, ideally
- Recordings are available from Blackboard unit page
- Tasks for you this week:
  - Attend the lab session with Xuan on Friday to get help with using ModelSim/Questa so you can do Practical 1
  - Submit issues found during your Specification review to Blackboard Discussion Forum

### Questions

