# Welcome to COMS31700

- Lecturer
  - Kerstin EDER
  - Department of Computer Science
  - Room 3.25 MVB
  - Kerstin.Eder@bristol.ac.uk
  - Office hours:
    - Tu between/after our lectures but not 13:00-14:00
    - Alternatively, just come to my office.
    - Email may not get you a timely response.
- Lecture notes, exercises and assignments are/will be online at:

http://www.cs.bris.ac.uk/Teaching/Resources/COMS31700/

· Comments and feedback are always welcome

# COMS31700 Unit Details

- Lectures (weeks 1 12)
  - Tuesday 10:00 in QB 1.69
  - Tuesday 14:00 in QB 1.18
  - Friday 10:00 in GEOG 1.1S PEEL
- Practical Work (weeks 1 12)
  - You are expected to invest 2h per week into practical work.
  - DV Help Desk on demand
  - Teaching Assistant: Yuanfan Yang
- Assessment Deadlines will soon be on COMS31700 web page!
  - 2 assignments (25% due in week 5/6, 25% due in week 10/11)
  - feedback in interview session and assignment review seminars
  - 1 exam (50% in January)

\_

# Literature and Study Resources

Janick Bergeron [WTB]

Writing Testbenches: Functional Verification of HDL Models. First Edition, Kluwer, 2000, ISBN: 0-7923-7766-4 Second Edition, Kluwer, 2003, ISBN: 1-4020-7401-8

- In addition:
  - Lecture slides and on-line tutorials on COMS31700 web page
  - On-line documentation of ModelSim/Questa Simulator and SpecMan Elite
  - Watch the unit web page for further supplementary literature.

[Credits: Parts of the lecture notes contain material from the book "Comprehensive Functional Verification" by Bruce Wile letal, the book "Wilfing" Testbenches: Functional Verification of HDL Models" by Janick Bergeron, the book "The Verifical Hardware Description Language" by Dornáct Thomas and from lecture sities develeped at IBM by Avi Ziv and Jaron Wolstal), the University of Plittsburgh, Penn State University, North Carolina State University and Othio State University. The HDL for the assignments has been developed at IBM.)

3

# What is this unit about?

#### Aim:

To familiarise you with the routine tasks in carrying out **functional verification and verification management**, and to give you the **technical background** plus some of the **practical skills** expected from a professional Design Verification Engineer.

• Pre-/Co-requisites: programming experience

#### On successful completion of this unit, you will be able to:

- understand the complexities and limits of verification;
- carry out functional verification and determine its effectiveness;
- set appropriate verification goals, select suitable verification methods and assess the associated risks;
- compile a verification plan that fits into the flow of a design project;
- organise a verification team.

4

# **Unit Outline**

#### **Lecture Topics**

- Introduction: What is Verification? What is a Testbench?
- Verification Flow and Tools including basic Verilog HDL coding
- Verification cycle, methodology and plan including coverage
   Simulation-based Verification: Stimulus Generation and Checking
- Assertion-based Verification (ABV)
- Advanced Testbench Design Methodology with SpecMan Elite
- (Functional Formal Verification and Property Checking)

#### Labs

- Exercise 1: Evita Verilog interactive tutorial (do @ home asap)
- Exercise 2: Introduction to the ModelSim/Questa Simulator
- A1, weeks 2-6: Verification of calculator design with ModelSim/Questa
- Exercise 3: How to collect Code Coverage with ModelSim/Questa
   Exercise 4: Introduction to SpecMan Elite
- A2, weeks 7-11: Advanced testbench design with SpecMan Elite

What is Design Verification?

5

# What is Design Verification?

"Design Verification is the process used to gain confidence in the correctness of a design w.r.t. the requirements and specification."

#### Types of verification:

- Functional verification
- Timing verification
- What about performance?

# Verification vs Validation

- Verification:
  - Confirms that a system has a given input / output behaviour, sometimes called the transfer function of a system.
- Validation:
  - Confirms that the system's transfer functions results in the intended system behaviour when the system is employed in its target environment, e.g. as a component of an embedded system.
- Validation is sometimes used when verification is meant.

# Why is Verification important?

 Verification is the single biggest lever to effect the triple constraints:

#### Quality

- A high quality track record preserves revenue and reputation.
- Ideally a team can establish a "right-first-time" track record.

- Fewer revs through the development/fabrication process means lower costs.
- Respinning a chip costs hundreds of thousands of £/\$/€ + the associated lost opportunity costs.


#### Timing/Schedule


- Fewer revs through the development/fabrication process means faster time-to-market.
- Respinning a chip costs 6-8 weeks at least + the associated "lost opportunity" costs




# Why do Designs have Bugs?












# Increasing Verification Productivity


### Need to minimise verification time e.g. by using:


- Parallelism: Add more resources
- Abstraction:
  - Higher level of abstraction (i.e. C vs Assembly)
  - This often means a reduction of control!
- Automation:
  - Tools to automate standard processes
  - Requires standard processes/methodology.
  - Usually a variety of functions, interfaces, protocols, and transformations must be verified.
  - Not all (verification) processes can be automated.

Productivity improvements drive early problem discovery!



# Verification in the IC Design Process






# Role of Verification in IC Design


IC design process is complex:


- Engineers need to balance conflict of interest:
  - Tight time-to-market constraints vs. increasing design complexity
- Aim: "Right-first-time" design, "correct-by-construction"
- More and more time-consuming to obtain acceptable level of confidence in correctness of design!
- design time << verification time</li>
  - Remember: Verification does not create value!
    - But it preserves revenue and reputation!
  - Roughly 70% of design effort goes into verification.
  - 80% of all written code is in the verification environment
  - Properly staffed design teams have dedicated verification engineers.
  - In some cases verification engineers outnumber designers 2:1.


23




What are you going to verify?










# Equivalence Checking Inputs G Conceptually, is there an input vector such that the output of the XOR gate can be "1"?



Cost of Verification

5

# Verification is similar to statistical hypothesis testing Hypothesis "under test" is: Is the design functionally correct?

Bad Design (buggy design)

Good Design (no bugs in design)

Bag Sound
Type I:
False Negative

Type I mistakes: Easy to identify - found error where none exists.

Type II mistakes: Most serious - verification failed to identify an error!

- Can result in a bad design being shipped unknowingly!

Knowing where you are in the verification process is much easier to estimate than how long it will take to complete the job.

**Summary** 

- What is Design Verification?
  - Why do we care?
  - Verification vs validation
- Bugs
  - Sources of bugs
  - Cost of bugs
  - Importance of Design Verification
- Impact of increasing design complexity
  - ITRS
  - Shrinking time to market windows
  - Increasing Productivity
- The chip design process
- Where does Verification "fit"?
- Reconvergence Models

   Help us identify what is being verified

33