COMS31700 Design Verification:

Verification Tools


Directed Testing with Manual Checking

Kerstin Eder

Design Automation and Verification







Achieving Automation

Task of Verification Engineer:

- Ensure product does not contain bugs as fast and as cost-effective as possible.
- (... and of Verification Team Leader):
 - Select/Provide appropriate tools.
 - Select a verification team.
 - Decide when cost of finding next bug violates law of diminishing returns.
- Parallelism, Abstraction and Automation can reduce the duration of verification. (Automation is currently the least
- Automation reduces human factor, improves efficiency and reliability.
- Verification TOOLS are used to achieve automation.
 - Tool providers: Electronic Design Automation (EDA) industry

Tools used for Verification

- Dynamic Verification:
 - Hardware Verification Languages (HVL)
 - Testbench automation
 - Test generators
 - Coverage collection and analysis General purpose HDL Simulators

 - Event-driven simulation
 Cycle-based simulation (improved perform
 Waveform viewers (for debug)

 - Static Analysis / Verification Methods (Formal Methods):
 - Linting Tools
 - Model checkers
 - Property Specif
 Theorem provers
- - Version Control and Issue Tracking

 - Data Management and Data Mining related to Metrics
- Third Party Models





Linting Tools

- Linters are static checkers.
- Assist in finding common coding mistakes
 - Linters exist for software and also for hardware. ■ gcc -Wall (When do you use this?)
- Only identify certain classes of problems
 - Many false negatives are reported.
 - Use a filter program to reduce false negatives. · Careful - don't filter true negatives though!
- Does assist in enforcing coding guidelines!
- Rules for coding guidelines can be added to

Simulation-Based Verification

> Directed testing with manual checking





Simulation-based Design Verification

- Simulate the design (not the implementation) before fabrication.
- Simulating the design relies on simplifications:

Functional correctness/accuracy can be a problem.

Verification Challenge: "What input patterns to supply to the

Verification Challenge: "What input patterns to supply to the Design Under Verification (DUV) ..."

- Simulation requires stimulus. It is dynamic, not just static!
- Requires to reproduce environment in which design will be used.
 Testbench (Remember: Verification vs Testing!)

Verification Challenge: "... and knowing what is expected for the output for a properly working design."

- Simulation outputs are validated externally against design intent (specification)
 - Errors cannot be proven not to exist!


Two types of simulators: event-based and cycle-based

General HDL Simulators

- Most Popular Simulators in Industry
 - Mentor Graphics ModelSim MTI VSIM
 - Cadence NCSim Verilog XL
 - Synopsys VCS
- Support for full language coverage
 - "EVENT DRIVEN" algorithms
- VHDL's execution model is defined in detail in the IEEE LRM (Language Reference Manual)
- Verilog's execution model is defined by Cadence's Verilog-XL simulator ("reference implementation")

10

Simulation based on Compiled Code To simulate with ModelSim: Compile HDL source code into a library. Compile design can be simulated. Compile HDL source code into a library. Compile HDL simulate the design the design HDL library




Event-based Simulators

Event-based simulators are driven based on events. ©

- Outputs are a function of inputs:
 - The outputs change only when the inputs do.
 - The event is the input changing.
 - An event causes the simulator to re-evaluate and calculate new output.
- Outputs (of one block) may be used as inputs (of another) ...
- Re-evaluation happens until no more changes propagate through the design.
- Zero delay cycles are called delta cycles!


13



Event Driven Principles

- The event simulator maintains many lists:
 - A list of all **atomic** executable blocks
 - Fanout lists: A data structure that represents the interconnect of the blocks via signals
 - A time queue points in time when events happen
 - Event queues one queue pair for each entry in the time queue
 - Signal update queue
 - Computation queue
- The simulator needs to process all these queues at simulation time.

15



Simulation Speed

What is holding us back? Speedup strategies

Improving Simulation Speed

- The most obvious bottle-neck for functional verification is simulation throughput
- There are several ways to improve throughput
 - Parallelization
 - Compiler optimization techniques
 - Changing the level of abstraction
 - Methodology-based subsets of HDL
 - Cycle-based simulation
 - Special simulation machines

18

3

Parallelization

- Efficient parallel simulation algorithms are hard to develop
 - Much parallel event-driven simulation research
 - Has not yielded a breakthrough
 - Hard to compete against "trivial parallelization"
- Simple solution run independent testcases on separate machines
 - Workstation "SimFarms"
 - 100s 1000s of engineer's workstations run simulation in the background

Compiler Optimization Techniques

- Treat sequential code constructs like general programming language
- All optimizations for language compilers apply:
 - Data/control-flow analysis
 - Global optimizations
 - Local optimizations (loop unrolling, constant propagation)
 - Register allocation
 - Pipeline optimizations
- Global optimizations are limited because of model-build turn-around time requirements
 - Example: modern microprocessor is designed with ~1Million lines of HDL
 - Imagine the compile time for a C-program with ~1M lines!

Changing the Level of Abstraction

- Common theme:
 - Cut down of number of scheduled events
 - Create larger sections of un-interrupted sequential code
 - Use less fine-grain granularity for model structure →Smaller number of schedulable blocks
 - Use higher-level operators
 - Use zero-delay wherever possible
- Data abstractions
 - Use binary over multi-value bit values
 - Use word-level operations over bit-level operations

Verification Languages

Raising the level of abstraction

Verification Languages

- Need to be designed to address verification principles.
- Deficiencies in RTL languages (HDLs such as Verilog and VHDL):
 - Verilog was designed with focus on describing low-level hardware
 - No support for data structures (records, linked lists, etc).
 - Not object/aspect-oriented.
 Useful when several team members develop testbenches
 - VHDL was designed for large design teams.
- Limitations inhibit **efficient** implementation of verification strategy.
- High-level verification languages are (currently):

 - System Verilog

 IEEE 1800 (2005) Standard for System Verilog- Unified Hardware Design, Specification, and Verification Language
 - e-language used for Cadence's Specman Elite [IEEE P1647]
 - (Synopsys' Vera, System C)

Features of High-Level Verification Languages

- Raising the level of abstraction:
 - From bits/vectors to high-level data types/structures
 - lists, structs, scoreboards including ready made functions to access these
- Support for building the verification environment
 - Enable testbench automation
 - Modularity
 - Object/aspect oriented languages
 - Libraries (VIP) to enable re-use
- Support for test generation
 - Constrained random test generation features
 - Control over randomization to achieve the target values
 - · Advanced: Connection to DUV to generate stimulus depending on DUV state
- Support for coverage
 - Language constructs to implement functional coverage models

Any other *verification* Languages?

Tommy Kelly, CEO of Verilab:

- "Above all else, the Ideal Verification Engineer will know how to construct software."
- Toolkit contains not only Verilog, VHDL, SystemVerilog and e, but also Python, Lisp, mySQL, Java, ... ☺



Directed Testing

Focus on checking

The Importance of Driving and Checking

Activation

Propagation

Detection

- Drivers activate the bug.
- The observable effects of the bug then need to propagate to a checker.
- A checker needs to be in place to detect the incorrect behaviour.

All three are needed to find bugs!

28


Checking: How to predict expected results


- Methods for checking:
 - Directed testing:
 - Because we know what will be driven, a checker can be developed for each test case individually.
- Sources for checking:
 - Understanding of the inputs, outputs and the transfer function of the DUV.
 - Understanding of the design context.
 - Understanding of the internal structures and algorithms (uarch).
 - Understanding of the top-level design description (arch).
 - Understanding of the specification.
- Beware
 - Often, all outputs of the design must be checked at every clock cycle!
 - However, if the outputs are not specified clock-cycle for clock-cycle, then verification should not be done clock-cycle for clock cycle!
 - Response verification should not enforce, expect, nor rely on an output being produced at a specific clock cycle.


29

Limitations of Using Waveform Viewers as Checkers

- Often come as part of a simulator.
- Most common verification tools used...
 - Used to visually inspect design/testbench/verification environment.
 - Recording waves decreases performance of simulator. (Why?)
- Don't use viewer to determine if DUV passes/fails a test.
 Why not?
- Can use waveform viewer for debugging.
 - Consider costs and alternatives.
 - Benefits of automation.Need to increase productivity.







Verification Tools

Third Party Models

Metrics

Third Party Models

- Chip needs to be verified in its target environment.
 Board/SoC Verification
- Do you develop or purchase behavioural models (specs) for board parts?
 - Buying them may seem expensive!
 - Ask yourself:

"If it was not worth designing on your own to begin with, why is writing your own model now justified?"

- The model you develop is not as reliable as the one you buy.
- $\,-\,$ The one you buy is used by many others not just yourself.
- Remember: In practice, it is often more expensive to develop your own model to the same degree of confidence than licensing one.

Metrics

- Not really verification tools but managers love metrics and measurements!
 - Managers often have little time to personally assess progress.
 - They want something measurable.
- Coverage is one metric will be introduced later.
- Others metrics include:
 - Number of lines of code
 - Ratio of lines of code (between design and verifier)
 - Drop of source code changes
 - Number of outstanding issues



35

Summary

We have covered:

- Verification Tools & Languages
- Basic testbench components
- Writing directed tests
- The importance of Driving and Checking
- Checking when we use directed testing
- Limitations of directed testing
- Cost of debug using waveforms

36