

Powered by Skippy. Join our Discord server: <https://discord.gg/ts75nk5r7u>



Question:

Q1. (a) Suppose you have a new device, i.e., microprocessor 80XY, which is designed and operated similarly

to microprocessor 8086 architecture with only the following differences: [6]

- Number of address lines A0 - A11
- All the internal registers hold 8-bit data

I. How much is the total memory space available in the new device?

II. Explain in detail how the internal registers are going to be used in order to access any random physical

location of the new device? Create a general formulation in order to estimate the physical address in this case.

III. Specify the range in hexadecimal scale for the physical address, segment part of the address, and offset

part of the address of the new device.

(b) Suppose, the above-mentioned new device, i.e., microprocessor 80XY, is connected with two external

identical memory devices, i.e., RAM 61XY, through a Primary Memory Decoder (PMDEC). The total number

of address lines and data lines available in the architecture of RAM 61XY are 10 (i.e., A1 - A10) and 8 (i.e., D0

- D7) respectively. Draw a neat connection diagram between 80XY and two RAM 61XY in order to map the

addresses. If the System Base Address (SBA) of RAM 61XY is 800 H, what will be the last even memory

address of RAM 61XY? Is it possible to map all the addresses of RAM 61XY with microprocessor 8086 with

given SBA? Justify your answer

Answer:

80x86:

No. of Address lines: A0-A11

No. of Data lines: D0-D7

(a)

I → Total Memory space available = $2^{12} = \underline{\underline{4KB}}$



II → To address any location, 11 bits are needed.
All internal registers have 8 bits only.

So, a similar segmentation approach, as that of 8086, can be followed.


offset Reg. can have the lower 8 bits

Base Reg. will be having 4 bits in upper nibble

For example:



Address is calculated as



Each segment can have 2^8 bytes = 256 Bytes memory

Total, 2^4 segments = 16 segments can be possible

III →

Physical address range: ~~0000H to FFFFH~~
000H to FFFH

Segment post: 00H, 10H, 20H, 30H, 40H, 50H,

60H, 70H, 80H, 90H, A0H, B0H,

Total = 16

C0H, D0H, E0H, F0H


Offset address range: 00H to FFH

⑥ Interfacing 80x86 with 2 RAM 61x8.

Since Data bus is ~~only~~ 16-bits,

RAM 1 can supply even locations,

RAM 2 can supply odd locations.



For RAM 1 (even locations), $\overline{\text{chipselect}} = A_0$

When $A_0 = 0$, RAM 1 is enabled.

For RAM 2 (odd loc), $\overline{\text{chipselect}} = \overline{A_0}$

When $A_0 = 1$, RAM 2 is enabled.

$A_{10}-A_1$ bits correspond to address lines of both RAM.

Total RAM Capacity (both) = 2^{11} = 2KB

If System Base Address = 800H.

Address can be 800H to FFFH

So, last even address = FFE H

800 \Rightarrow 1 000, 0000, 0000 \rightarrow Even/Odd
 10 bits to RAM address

FFE \Rightarrow 1 111, 1111, 1110 \rightarrow Even/Odd
 10 bits to RAM address.

So, Complete RAM locations can be mapped to
 microprocessor 80x86 or 8086.

All parts answered.