



NEW YORK CITY COLLEGE OF TECHNOLOGY

The City University of New York

FALL, 2014

Component and Subsystem Design II

CET 4805 SECTION D485
Meeting Day: Friday

INSTRUCTOR: Prof. Y. WANG

STUDENT: Last name, First name

LAB Title

Submission Date mm/dd/yyyy

Write a lab report:

- A title page with the lab title, your name and other identification, the current date
- The problem written in English
- The flowchart to solve the problem if it is necessary
- The design entry included (VHDL and Schematic)
- The simulation result for designed digital component if it is necessary
- The analysis for the simulation
- The pin assignment- the table for assigning the circuit inputs and outputs to specific pins on the FPGA
- The configuration for the FPGA Device (JTAG)
- The test table you designed to record and verify the designed circuit on hardware
- If you modify or create a program in a lab exercise, the source code for that program should appear in the laboratory report
- The conclusion

•

Lab report can be written in several sections (for your reference):

Lab Objective:

The equipment used that includes software and hardware and materials:

Lab Overview: how this project (or lab) can be designed and implemented?

Lab implementation: (source code, flow chart, analysis):

1) Problem solving for procedure 1

Project results for procedure 1:

- a. Enclose the screen shot from your programming output or photo (or video if any)
- b. Enclose the partial source code for above screen shot in format
- 2) Problem solving for procedure 2

Project results for procedure 2:

- a. Enclose the screen shot from your programming output or photo (or video if any)
- b. Enclose the partial source code for above screen shot in format:
- 3) Problem solving for procedure 4

Project results for procedure 4:

- a. Enclose the screen shot from your programming output or photo (or video if any)
- b. Enclose the partial source code for above screen shot in format:
- 4) Problem solving for procedure 4
 - a.

Conclusion and summary:

Lab report submission:

- 1) Group lab report in doc or pdf format
- 2) The source code vhdl if any