# **OpenSTA**

## **Table of Contents**

Command Line Arguments	1
Example Command Scripts	1
Timing Analysis using SDF	2
Timing Analysis with Multiple Process Corners	2
Power Analysis	2
TCL Interpreter	3
Debugging Timing	4
No paths found	4
No path reported an endpoint	5
Commands	6
Filter Expressions	80
Variables	80

## **Command Line Arguments**

The command line arguments for sta are shown below.

When OpenSTA starts up, commands are first read from the user initialization file  $\sim$ /.sta if it exists. If a TCL command file  $cmd\_file$  is specified on the command line, commands are read from the file and executed before entering an interactive TCL command interpreter. If -exit is specified the application exits after reading  $cmd\_file$ . Use the TCL exit command to exit the application. The -threads option specifies how many parallel threads to use. Use -threads max to use one thread per processor.

## **Example Command Scripts**

To read a design into OpenSTA use the read\_liberty command to read Liberty library files. Next, read hierarchical structural Verilog files with the read\_verilog command. The link\_design command links the Verilog to the Liberty timing cells. Any number of Liberty and Verilog files can be read before linking the design.

Delays used for timing analysis are calculated using the Liberty timing models. If no parasitics are read only the pin capacitances of the timing models are used in delay calculation. Use the read\_spef command to read parasitics from an extractor, or read\_sdf to use delays calculated by an external delay calculator.

Timing constraints can be entered as TCL commands or read using the read\_sdc command.

The units used by OpenSTA for all command arguments and reports are taken from the first Liberty file that is read. Use the set cmd units command to override the default units.

#### **Timing Analysis using SDF**

A sample command file that reads a library and a Verilog netlist and reports timing checks is shown below.

```
read_liberty example1_slow.lib
read_verilog example1.v
link_design top
read_sdf example1.sdf
create_clock -name clk -period 10 {clk1 clk2 clk3}
set_input_delay -clock clk 0 {in1 in2}
report_checks
```

This example can be found in examples/sdf delays.tcl.

#### **Timing Analysis with Multiple Process Corners**

An example command script using three process corners and +/-10% min/max derating is shown below.

```
define_corners wc typ bc
read_liberty -corner wc example1_slow.lib
read_liberty -corner typ example1_typ.lib
read_liberty -corner bc example1_fast.lib
read_verilog example1.v
link_design top
set_timing_derate -early 0.9
set_timing_derate -late 1.1
create_clock -name clk -period 10 {clk1 clk2 clk3}
set_input_delay -clock clk 0 {in1 in2}
report_checks -path_delay min_max
report_checks -corner typ
```

This example can be found in examples/spef\_parasitics.tcl. Other examples can be found in the examples directory.

### **Power Analysis**

OpenSTA also supports static power analysis with the report\_power command. Probabalistic switching activities are propagated from the input ports to determine switching activities for internal pins.

```
read_liberty sky130hd_tt.lib
read_verilog gcd_sky130hd.v
link_design gcd
read_sdc gcd_sky130hd.sdc
read_spef gcd_sky130hd.spef
set_power_activity -input -activity 0.1
set_power_activity -input_port reset -activity 0
report_power
```

In this example the activity for all inputs is set to 0.1, and then the activity for the reset signal is set to zero because it does not switch during steady state operation.

Group	Internal Power	Switching Power	Leakage Power	Total Power	(Watts)
Sequential Combinational Clock Macro Pad	3.27e-04 2.34e-04 4.68e-05 0.00e+00 0.00e+00	7.87e-05 3.10e-04 1.20e-04 0.00e+00 0.00e+00	2.96e-10 6.95e-10 2.30e-11 0.00e+00 0.00e+00	4.06e-04 5.43e-04 1.67e-04 0.00e+00	36.4% 48.7% 15.0% 0.0% 0.0%
Total	6.07e-04 54.4%	5.09e-04 45.6%	1.01e-09 0.0%	1.12e-03	100.0%

This example can be found in examples/power.tcl.

Gate level simulation results can be used to get a more accurate power estimate. For example, the Icarus verilog simulator can be used to run the test bench examples/gcd\_tb.v for the gcd design in the previous example.

```
iverilog -o gcd_tb gcd_tb.v
vvp gcd_tb
```

The test bench writes the VCD (Value Change Data) file gcd\_sky130hd.vcd which can then be read with the read\_vcd command.

```
read_liberty sky130hd_tt.lib
read_verilog gcd_sky130hd.v
link_design gcd
read_sdc gcd_sky130hd.sdc
read_spef gcd_sky130hd.spef
read_vcd -scope gcd_tb/gcd1 gcd_sky130hd.vcd.gz
report_power
```

This example can be found in examples/power\_vcd.tcl.

Note that in this simple example design simulation based activities does not significantly change the results.

## **TCL Interpreter**

Keyword arguments to commands may be abbreviated. For example,

```
report_checks -unique
```

is equivalent to the following command.

```
report_checks -unique_paths_to_endpoint
```

The help command lists matching commands and their arguments.

```
> help report*
report_annotated_check [-setup] [-hold] [-recovery] [-removal] [-nochange]
  [-width] [-period] [-max_skew] [-max_lines liness] [-
```

```
list_annotated]group_path_count
   [-list_not_annotated] [-constant_arcs]
report_annotated_delay [-cell] [-net] [-from_in_ports] [-to_out_ports]
   [-max_lines liness] [-list_annotated] [-list_not_annotated] [-constant_arcs]
report arrival pin
report_check_types [-violators] [-verbose] [-corner corner]
   [-format slack_only|end] [-max_delay] [-min_delay] [-recovery] [-removal]
   [-clock_gating_setup] [-clock_gating_hold] [-max_slew] [-min_slew]
   [-max_fanout] [-min_fanout] [-max_capacitance] [-min_capacitance
   [-min_pulse_width] [-min_period] [-max_skew] [-net net] [-digits digits
   [-no_line_splits] [> filename] [>> filename]
report_checks [-from from_list|-rise_from from_list|-fall_from from_list]
   [-through through_list|-rise_through through_list|-fall_through
through_list]
   [-to to_list|-rise_to to_list|-fall_to to_list] [-unconstrained]
   [-path_delay min|min_rise|min_fall|max|max_rise|max_fall|min_max]
   [-corner corner] [-group_path_count path_count]
   [-endpoint_path_count path_count]
   [-unique_paths_to_endpoint] [-slack_max slack_max] [-slack_min]
   [-sort_by_slack] [-path_group group_name]
   [-format full|full_clock|full_clock_expanded|short|end|summary]
```

Many reporting commands support redirection of the output to a file much like a Unix shell.

```
report_checks -to out1 > path.log
report_checks -to out2 >> path.log
```

## **Debugging Timing**

Here are some guidelines for debugging your design if static timing does not report any paths, or does not report the expected paths.

Debugging timing problems generally involves using the following commands to follow the propagation of arrival times from a known arrival downstream to understand why the arrival times are not propagating:

```
report_edges
report_arrivals
report_net
```

report\_edges -from can be used to walk forward and report\_edges -to to walk backward in the netlist/timing graph. report\_arrivals shows the min/max rise/fall arrival times with respect to each clock that has a path to the pin. report\_net shows connections to a net across hierarchy levels.

#### No paths found

The report\_checks command only reports paths that are constrained by timing checks or SDC commands such as set\_output\_delay. If the design has only combinational logic (no registers or latches), there are no timing checks, so no paths are reported. Use the -unconstrained option to report\_checks to see unconstrained paths.

```
% report_checks -unconstrained
```

If the design is sequential (has registers or latches) and no paths are reported, it is likely that there is a problem with the clock propagation. Check the timing at an register in the design with the report\_arrivals command.

```
% report_arrivals r1/CP
  (clk ^) r 0.00:0.00 f INF:-INF
  (clk v) r INF:-INF f 5.00:5.00
```

In this example the rising edge of the clock "clk" causes the rising arrival min:max time at 0.00, and the falling edge arrives at 5.00. Since the rising edge of the clock causes the rising edge of the register clock pin, the clock path is positive unate.

The clock path should be positive or negative unate. Something is probably wrong with the clock network if it is non-unate. A non-unate clock path will report arrivals similar to the foillowing:

```
% report_arrivals r1/CP
  (clk ^) r 0.00:0.00 f 0.00:0.00
  (clk v) r 5.00:5.00 f 5.00:5.00
```

Notice that each clock edge causes both rise and fall arrivals at the register clock pin.

If there are no paths to the register clock pin, nothing is printed. Use the report\_edges -to command to find the gate driving the clock pin.

```
% report_edges -to r1/CP
i1/ZN -> CP wire
   ^ -> ^ 0.00:0.00
v -> v 0.00:0.00
```

This shows that the gate/pin i1/ZN is driving the clock pin. The report\_edges -to commond can be used to walk backward or forward through the netlist one gate/net at a time. By checking the arrivals with the report\_arrival command you can determine where the path is broken.

#### No path reported an endpoint

In order for a timing check to be reported, there must be an arrival time at the data pin (the constrained pin) as well as the timing check clock pin. If report\_checks -to a register input does not report any paths, check that the input is constrained by a timing check with report\_edges -to.

```
% report_edges -to r1/D
CP -> D hold
    ^ -> ^ -0.04:-0.04
    ^ -> V -0.03:-0.03
CP -> D setup
    ^ -> ^ 0.09:0.0
    ^ -> V 0.08:0.08
in1 -> D wire
    ^ -> ^ 0.00:0.00
V -> V 0.00:0.00
```

This reports the setup and hold checks for the D pin of r1.

Next, check the arrival times at the D and CP pins of the register with report\_arrivals.

```
% report_arrivals r1/D
  (clk1 ^) r 1.00:1.00 f 1.00:1.00
% report_arrivals r1/CP
  (clk1 ^) r 0.00:0.00 f INF:-INF
  (clk1 v) r INF:-INF f 5.00:5.00
```

If there are no arrivals on an input port of the design, use the set\_input\_delay command to specify the arrival times on the port.

#### **Commands**

#### all\_clocks

The all\_clocks command returns a list of all clocks that have been defined.

all_inputs	[-no_clocks]
-no_clocks	Exclude inputs defined as clock sources.

The all\_inputs command returns a list of all input and bidirect ports of the current design.

#### all\_outputs

The all\_outputs command returns a list of all output and bidirect ports of the design.

all_registers	<pre>[-clock clock_names] [-cells   -data_pins   -clock_pins   -async_pins   -output_pins] [-level_sensitive] [-edge_triggered]</pre>
-clock <i>clock_names</i>	A list of clock names. Only registers clocked by these clocks are returned.
-cells	Return a list of register instances.
-data_pins	Return the register data pins.
-clock_pins	Return the register clock pins.
-async_pins	Return the register set/clear pins.
-output_pins	Return the register output pins.
-level_sensitive	Return level-sensitive latches.

-edge\_triggered Return edge-triggered registers.

The all\_registers command returns a list of register instances or register pins in the design. Options allow the list of registers to be restricted in various ways. The -clock keyword restricts the registers to those that are clocked by a set of clocks. The -cells option returns the list of registers or latches (the default). The --data\_pins, -clock\_pins, -async\_pins and -output\_pins options cause all\_registers to return a list of register pins rather than instances.

check_setup	<pre>[-verbose] [-unconstrained_endpoints] [-multiple_clock] [-no_clock] [-no_input_delay] [-loops] [-generated_clocks] [&gt; filename] [&gt;&gt; filename]</pre>
-verbose	Show offending objects rather than just error counts.
-unconstrained_endpoin ts	Check path endpoints for timing constraints (timing check or set_output_delay).
-multiple_clock	Check register/latch clock pins for multiple clocks.
-no_clock	Check register/latch clock pins for a clock.
-no_input_delay	Check for inputs that do not have a set_input_delay command.
-loops	Check for combinational logic loops.
-generated_clocks	Check that generated clock source pins have been defined as clocks.

The check\_setup command performs sanity checks on the design. Individual checks can be performed with the keywords. If no check keywords are specified all checks are performed. Checks that fail are reported as warnings. If no checks fail nothing is reported. The command returns 1 if there are no warnings for use in scripts.

connect_pin	net port pin
net	A net to add connections to.
port	A port to connect to <i>net</i> .
Pin	A pin to connect to <i>net</i> .

The connect\_pin command connects a port or instance pin to a net.

create_clock	-period period [-name clock_name] [-waveform edge_list] [-add] [pin_list]
-period <i>period</i>	The clock period.
-name <i>clock_name</i>	The name of the clock.
-waveform <i>edge_list</i>	A list of edge rise and fall time.
-add	Add this clock to the clocks on pin_list.
pin_list	A list of pins driven by the clock.

The create\_clock command defines the waveform of a clock used by the design.

If no *pin\_list* is specified the clock is *virtual*. A virtual clock can be referred to by name in input arrival and departure time commands but is not attached to any pins in the design.

If no clock name is specified the name of the first pin is used as the clock name.

If a wavform is not specified the clock rises at zero and falls at half the clock period. The waveform is a list with time the clock rises as the first element and the time it falls as the second element.

If a clock is already defined on a pin the clock is redefined using the new clock parameters. If multiple clocks drive the same pin, use the -add option to prevent the existing definition from being overwritten.

The following command creates a clock with a period of 10 time units that rises at time 0 and falls at 5 time units on the pin named clk1.

```
create_clock -period 10 clk1
```

The following command creates a clock with a period of 10 time units that is high at time zero, falls at time 2 and rises at time 8. The clock drives three pins named clk1, clk2, and clk3.

```
create_clock -period 10 -waveform {8 2} -name clk {clk1 clk2 clk3}
```

create_generated_clock	<pre>[-name clock_name] -source master_pin [-master_clock master_clock] [-divide_by divisor] [-multiply_by multiplier] [-duty_cycle duty_cycle] [-invert] [-edges edge_list] [-edge_shift shift_list] [-add] pin_list</pre>
-name <i>clock_name</i>	The name of the generated clock.
-source master_pin	A pin or port in the fanout of the master clock that is the source of the generated clock.
-master_clock master_clock	Use -master_clock to specify which source clock to use when multiple clocks are present on master_pin.
-divide_by <i>divisor</i>	Divide the master clock period by divisor.
-multiply_by <i>multiplier</i>	Multiply the master clock period by multiplier.
-duty_cycle <i>duty_cycle</i>	The percent of the period that the generated clock is high (between 0 and 100).
-invert	Invert the master clock.
-edges <i>edge_list</i>	List of master clock edges to use in the generated clock. Edges are numbered from 1. <code>edge_list</code> must be 3 edges long.
-edge_shift <i>shift_list</i>	Not supported.
-add	Add this clock to the existing clocks on <code>pin_list</code> .
pin_list	A list of pins driven by the generated clock.

The create\_generated\_clock command is used to generate a clock from an existing clock definition. It is used to model clock generation circuits such as clock dividers and phase locked loops.

The -divide\_by, -multiply\_by and -edges arguments are mutually exclusive.

The -multiply\_by option is used to generate a higher frequency clock from the source clock. The period of the generated clock is divided by multiplier. The clock multiplier must be a positive integer. If a duty cycle is specified the generated clock rises at zero and falls at period \* duty\_cycle / 100. If no duty cycle is specified the source clock edge times are divided by multiplier.

The -divide\_by option is used to generate a lower frequency clock from the source clock. The clock divisor must be a positive integer. If the clock divisor is a power of two the source clock period is multiplied by divisor, the clock rise time is the same as the source clock, and the clock fall edge is one half period later. If the clock divisor is not a power of two the source clock waveform edge times are multiplied by divisor.

The -edges option forms the generated clock waveform by selecting edges from the source clock waveform.

If the -invert option is specified the waveform derived above is inverted.

If a clock is already defined on a pin the clock is redefined using the new clock parameters. If multiple clocks drive the same pin, use the -add option to prevent the existing definition from being overwritten.

In the example show below generates a clock named gclk1 on register output pin r1/Q by dividing it by four.

```
create_clock -period 10 -waveform {1 8} clk1
create_generated_clock -name gclk1 -source clk1 -divide_by 4 r1/Q
```

The generated clock has a period of 40, rises at time 1 and falls at time 21.

In the example shown below the duty cycle is used to define the derived clock waveform.

The generated clock has a period of 5, rises at time .5 and falls at time 3.

In the example shown below the first, third and fifth source clock edges are used to define the derived clock waveform.

```
create_generated_clock -name gclk1 -source clk1 -edges {1 3 5} r1/Q
```

The generated clock has a period of 20, rises at time 1 and falls at time 11.

```
create_voltage_area
        [-name name]
        [-coordinate coordinates]
        [-guard_band_x guard_x]
        [-guard_band_y guard_y]
        cells
```

This command is parsed and ignored by timing analysis.

```
current_design [design]
```

current_instance	[instance]
instance	Not supported.

define_corners	corner1 [corner2]
corner	The name of a delay calculation corner.

Use the define\_corners command to define the names of multiple process/temperature/voltage corners. The define\_corners command must follow set\_operating\_conditions -analysis\_type and precede any reference to the corner names and can only appear once in a command file. There is no support for re-defining corners.

For analysis type single, each corner has one delay calculation result and early/late path arrivals. For analysis type best\_case/worst\_case and on\_chip\_variation, each corner has min/max delay calculation results and early/late path arrivals.

delete_clock	[-all] clocks
clocks	A list of clocks to remove.

delete_from_list	list objects
list	A list of objects.
objects	A list of objects to delete from list.

delete_generated_clock	[-all] clocks
clocks	A list of generated clocks to remove.

delete_instance	instance
instance	Instance to delete

The network editing command delete\_instance removes an instance from the design.

delete_net	net
net	Net to delete.

The network editing command delete\_net removes a net from the design.

disconnect_pin	net port   pin   -all
net	The net to disconnect pins from.
port	A port to connect to <i>net</i> .
pin	A pin to connect to <i>net</i> .
-all	Disconnect all pins from the net.

Disconnects a port or pin from a net. Parasitics connected to the pin are deleted.

```
elapsed_run_time
```

Returns the total clock run time in seconds as a float.

```
find_timing_paths
                             [-from from_list
                              |-rise_from from_list
                              |-fall_from from_list|
                             [-through through_list
                              |-rise_through through_list
                              |-fall_through through_list]
                             [-to to_list
                              |-rise_to to_list
                              [-fall_to to_list]
                             [-unconstrained]
                             [-path_delay min|min_rise|min_fall
                                         |max|max_rise|max_fall
                                         |min_max]
                             [-group_path_count path_count]
                             [-endpoint_path_count endpoint_path_count]
                             [-unique_paths_to_endpoint]
                             [-corner corner]
                             [-slack_max max_slack]
                             [-slack_min min_slack]
                             [-sort_by_slack]
                             [-path_group groups]
```

-from from_list	Return paths from a list of clocks, instances, ports, register clock pins, or latch data pins.
-rise_from <i>from_list</i>	Return paths from the rising edge of clocks, instances, ports, register clock pins, or latch data pins.
-fall_from <i>from_list</i>	Return paths from the falling edge of clocks, instances, ports, register clock pins, or latch data pins.
-through <i>through_list</i>	Return paths through a list of instances, pins or nets.
-rise_through through_list	Return rising paths through a list of instances, pins or nets.
-fall_through through_list	Return falling paths through a list of instances, pins or nets.
-to to_list	Return paths to a list of clocks, instances, ports or pins.
-rise_to <i>to_list</i>	Return rising paths to a list of clocks, instances, ports or pins.
-fall_to <i>to_list</i>	Return falling paths to a list of clocks, instances, ports or pins.
-unconstrained	Report unconstrained paths also.
-path_delay min	Return min path (hold) checks.
-path_delay min_rise	Return min path (hold) checks for rising endpoints.
-path_delay min_fall	Return min path (hold) checks for falling endpoints.
-path_delay max	Return max path (setup) checks.
-path_delay max_rise	Return max path (setup) checks for rising endpoints.
-path_delay max_fall	Return max path (setup) checks for falling endpoints.
-path_delay min_max	Return max and max path (setup and hold) checks.
-group_path_count path_count	The number of paths to return in each path group.

-endpoint_path_count endpoint_path_count	The number of paths to return for each endpoint.
-unique_paths_to_endpoint	Return multiple paths to an endpoint that traverse different pins without showing multiple paths with different rise/fall transitions.
-corner <i>corner</i>	Return paths for one process corner.
-slack_max <i>max_slack</i>	Return paths with slack less than max_slack.
-slack_min <i>min_slack</i>	Return paths with slack greater than min_slack.
-sort_by_slack	Sort paths by slack rather than slack within path groups.
-path_group <i>groups</i>	Return paths in path groups. Paths in all groups are returned if this option is not specified.

The find\_timing\_paths command returns a list of path objects for scripting. Use the get\_property function to access properties of the paths.

get_cells	[-hierarchical] [-hsc separator] [-filter expr] [-regexp] [-nocase] [-quiet] [-of_objects objects] [patterns]
-hierarchical	Searches hierarchy levels below the current instance for matches.
-hsc separator	Character to use to separate hierarchical instance names in patterns.
-filter <i>expr</i>	A filter expression of the form "property==value" where property is a property supported by the get_property command. See the section "Filter Expressions" for additional forms.
-regexp	Use regular expression matching instead of glob pattern matching.
-nocase	Ignore case when matching. Only valid with -regexp.
-quiet	Do not warn if no matches are found.

-of\_objects *objects*The name of a pin or net, a list of pins returned by get\_pins, or a list of nets returned by get\_nets. The - hierarchical option cannot be used with -of\_objects.

patterns

A list of instance name patterns.

The get\_cells command returns a list of all cell instances that match patterns.

get_clocks	[-regexp] [-nocase] [-filter expr] [-quiet] patterns
-regexp	Use regular expression matching instead of glob pattern matching.
-nocase	Ignore case when matching. Only valid with -regexp.
-filter <i>expr</i>	A filter expression of the form "property==value" where property is a property supported by the get_property command. See the section "Filter Expressions" for additional forms.
-quiet	Do not warn if no matches are found.
patterns	A list of clock name patterns.

The get\_clocks command returns a list of all clocks that have been defined.

get_fanin	-to sink_list [-flat] [-only_cells] [-startpoints_only] [-levels level_count] [-pin_levels pin_count] [-trace_arcs timing enabled all]
-to sink_list	List of pins, ports, or nets to find the fanin of. For nets, the fanin of driver pins on the nets are returned.
-flat	With -flat pins in the fanin at any hierarchy level are returned. Without -flat only pins at the same hierarchy level as the sinks are returned.
-only_cells	Return the instances connected to the pins in the fanin.
-startpoints_only	Only return pins that are startpoints.

-level <i>level_count</i>	Only return pins within <i>level_count</i> instance traversals.
-pin_levels pin_count	Only return pins within <i>pin_count</i> pin traversals.
-trace_arcs timing	Only trace through timing arcs that are not disabled.
-trace_arcs enabled	Only trace through timing arcs that are not disabled.
-trace_arcs all	Trace through all arcs, including disabled ones.

The get\_fanin command returns traverses the design from  $sink_list$  pins, ports or nets backwards and return the fanin pins or instances.

get_fanout	-from source_list [-flat] [-only_cells] [-endpoints_only] [-levels level_count] [-pin_levels pin_count] [-trace_arcs timing enabled all]
-from source_list	List of pins, ports, or nets to find the fanout of. For nets, the fanout of load pins on the nets are returned.
-flat	With -flat pins in the fanin at any hierarchy level are returned. Without -flat only pins at the same hierarchy level as the sinks are returned.
-only_cells	Return the instances connected to the pins in the fanout.
-endpoints_only	Only return pins that are endpoints.
-level <i>level_count</i>	Only return pins within <code>level_count</code> instance traversals.
-pin_levels <i>pin_count</i>	Only return pins within <i>pin_count</i> pin traversals.
-trace_arcs timing	Only trace through timing arcs that are not disabled.
-trace_arcs enabled	Only trace through timing arcs that are not disabled.
-trace_arcs all	Trace through all arcs, including disabled ones.

The  $get\_fanout$  command returns traverses the design from  $source\_list$  pins, ports or nets backwards and return the fanout pins or instances.

A library, cell, port, instance, pin or timing arc object.

Return the name of *object*. Equivalent to [get\_property *object* full\_name].

get_lib_cells	[-of_objects objects] [-hsc separator] [-filter expr] [-regexp] [-nocase] [-quiet] patterns
-of_objects <i>objects</i>	A list of instance objects.
-hsc separator	Character that separates the library name and cell name in $patterns$ . Defaults to $^\prime/^\prime$ .
-filter <i>expr</i>	A filter expression of the form "property==value" where property is a property supported by the get_property command. See the section "Filter Expressions" for additional forms.
-regexp	Use regular expression matching instead of glob pattern matching.
-nocase	Ignore case when matching. Only valid with -regexp.
-quiet	Do not warn if no matches are found.
patterns	A list of library cell name patterns of the form library_name/cell_name.

The get\_lib\_cells command returns a list of library cells that match *pattern*. The library name can be prepended to the cell name pattern with the *separator* character, which defaults to hierarchy\_separator.

get_lib_pins	<pre>[-of_objects objects] [-hsc separator] [-filter expr] [-regexp] [-nocase] [-quiet] patterns</pre>
-of_objects <i>objects</i>	A list of library cell objects.

-hsc <i>separator</i>	Character that separates the library name, cell name and port name in <i>pattern</i> . Defaults to '/'.
-filter <i>expr</i>	A filter expression of the form "property==value" where property is a property supported by the get_property command. See the section "Filter Expressions" for additional forms.
-regexp	Use regular expression matching instead of glob pattern matching.
-nocase	Ignore case when matching. Only valid with -regexp.
-quiet	Do not warn if no matches are found.
patterns	A list of library port name patterns of the form library_name/cell_name/port_name.

The get\_lib\_pins command returns a list of library ports that match pattern. Use separator to separate the library and cell name patterns from the port name in pattern.

get_libs	<pre>[-filter expr] [-regexp] [-nocase] [-quiet] patterns</pre>
-filter <i>expr</i>	A filter expression of the form "property==value" where property is a property supported by the get_property command. See the section "Filter Expressions" for additional forms.
-regexp	Use regular expression matching instead of glob pattern matching.
-nocase	Ignore case when matching. Only valid with -regexp.
-quiet	Do not warn if no matches are found.
patterns	A list of library name patterns.

The get\_libs command returns a list of clocks that match *patterns*.

get_nets	<pre>[-hierarchical] [-hsc separator] [-filter expr] [-regexp] [-nocase] [-quiet] [-of_objects objects] [patterns]</pre>
-hierarchical	Searches hierarchy levels below the current instance for matches.
-hsc <i>separator</i>	Character that separates the library name, cell name and port name in <i>pattern</i> . Defaults to '/'.
-filter <i>expr</i>	A filter expression of the form "property==value" where property is a property supported by the get_property command. See the section "Filter Expressions" for additional forms.
-regexp	Use regular expression matching instead of glob pattern matching.
-nocase	Ignore case when matching. Only valid with -regexp.
-quiet	Do not warn if no matches are found.
-of_objects <i>objects</i>	The name of a pin or instance, a list of pins returned by get_pins, or a list of instances returned by get_cells. The -hierarchical option cannot be used with -of_objects.
patterns	A list of net name patterns.

The get\_nets command returns a list of all nets that match patterns.

get_name	object
object	A library, cell, port, instance, pin or timing arc object.

Return the name of object. Equivalent to [get\_property object name].

get_pins	[-hierarchical] [-hsc separator] [-filter expr] [-regexp] [-nocase] [-quiet] [-of_objects objects] [patterns]
-hierarchical	Searches hierarchy levels below the current instance for matches.
-hsc separator	Character that separates the library name, cell name and port name in <i>pattern</i> . Defaults to '/'.
-filter <i>expr</i>	A filter expression of the form "property==value" where property is a property supported by the get_property command. See the section "Filter Expressions" for additional forms.
-nocase	Ignore case when matching. Only valid with -regexp.
-quiet	Do not warn if no matches are found.
-of_objects <i>objects</i>	The name of a net or instance, a list of nets returned by get_nets, or a list of instances returned by get_cells. The -hierarchical option cannot be used with -of_objects.
patterns	A list of pin name patterns.

The get\_pins command returns a list of all instance pins that match *patterns*.

A useful idiom to find the driver pin for a net is the following.

get\_pins -of\_objects [get\_net net\_name] -filter "direction==output"

get_ports	<pre>[-filter expr] [-regexp] [-nocase] [-quiet] [-of_objects objects] [patterns]</pre>
-filter <i>expr</i>	A filter expression of the form "property==value" where property is a property supported by the get_property command. See the section "Filter Expressions" for additional forms.

-regexp	Use regular expression matching instead of glob pattern matching.
-nocase	Ignore case when matching. Only valid with -regexp.
-quiet	Do not warn if no matches are found.
-of_objects <i>objects</i>	The name of net or a list of nets returned by get_nets.
patterns	A list of port name patterns.

The get\_ports command returns a list of all top level ports that match *patterns*.

get_property	<pre>[-object_type object_type] object property</pre>
-object_type object_type	The type of <i>object</i> when it is specified as a name. cell pin net port clock library library_cell  library_pin timing_arc
object	An object returned by get_cells, get_pins, get_nets, get_ports, get_clocks, get_libs, get_lib_cells, get_lib_pins, or get_timing_arcs, or object nameobject_type is required if object is a name.
property	A property name.

The properties for different objects types are shown below.

```
cell (SDC lib_cell)
```

base\_name filename full\_name library name

#### clock

full\_name
is\_generated
is\_propagated
is\_virtual
name
period
sources

### edge

```
delay_max_fall
   delay_min_fall
   delay_max_rise
   delay_min_rise
   full_name
   from_pin
   sense
   to_pin
instance (SDC cell)
   cell
   full_name
   is_buffer
   is_clock_gate
   is_hierarchical
   is_inverter
   is macro
   is_memory
   liberty_cell
   name
   ref_name
liberty_cell (SDC lib_cell)
   area
   base_name
   dont_use
   filename
   full name
   is_buffer
   is_inverter
   is_memory
   library
   name
liberty_port (SDC lib_pin)
   capacitance
   direction
   drive resistance
   drive_resistance_max_fall
   drive_resistance_max_rise
   drive_resistance_min_fall
   drive_resistance_min_rise
   full_name
   intrinsic_delay
   intrinsic_delay_max_fall
   intrinsic_delay_max_rise
   intrinsic_delay_min_fall
   intrinsic_delay_min_rise
   is_register_clock
   lib_cell
   name
```

```
library
   filename (Liberty library only)
   name
   full_name
net
   full_name
   name
path (PathEnd)
   endpoint
   endpoint_clock
   endpoint_clock_pin
   slack
   startpoint
   startpoint_clock
   points
pin
   activity (activity in transitions per second, duty cycle, origin)
   slew_max_fall
   slew_max_rise
   slew_min_fall
   slew_min_rise
   clocks
   clock_domains
   direction
   full_name
   is_hierarchical
   is_port
   is_register_clock
   lib_pin_name
   name
   slack_max
   slack_max_fall
   slack_max_rise
   slack_min
   slack_min_fall
   slack_min_rise
port
   activity
   slew_max_fall
   slew_max_rise
   slew_min_fall
   slew_min_rise
   direction
   full_name
   liberty_port
```

```
name
slack_max
slack_max_fall
slack_max_rise
slack_min
slack_min_fall
slack_min_rise
```

#### point (PathRef)

arrival pin required slack

get_timing_edges	<pre>[-from from_pins] [-to to_pins] [-of_objects objects] [-filter expr] [patterns]</pre>
-from from_pin	A list of pins.
-to to_pin	A list of pins.
-of_objects <i>objects</i>	A list of instances or library cells. The -from and -to options cannot be used with -of_objects.
-filter expr	A filter expression of the form "property==value" where property is a property supported by the get_property command. See the section "Filter Expressions" for additional forms.

The get\_timing\_edges command returns a list of timing edges (arcs) to, from or between pins. The result can be passed to get\_property or set\_disable\_timing.

```
group_path
                         -name group_name
                         [-weight weight]
                         [-critical_range range]
                         [-from from_list
                          |-rise_from from_list
                          |-fall_from from_list]
                         [-through through_list]
                         [-rise_through through_list]
                         [-fall_through through_list]
                         [-to to_list
                          |-rise_to to_list
                          |-fall_to to_list]
                         The name of the path group.
-name group_name
```

-weight <i>weight</i>	Not supported.
-critical_range range	Not supported.
-from <i>from_list</i>	Group paths from a list of clocks, instances, ports, register clock pins, or latch data pins.
-rise_from <i>from_list</i>	Group paths from the rising edge of clocks, instances, ports, register clock pins, or latch data pins.
-fall_from <i>from_list</i>	Group paths from the falling edge of clocks, instances, ports, register clock pins, or latch data pins.
-through <i>through_list</i>	Group paths through a list of instances, pins or nets.
-rise_through through_list	Group rising paths through a list of instances, pins or nets.
-fall_through through_list	Group falling paths through a list of instances, pins or nets.
-to to_list	Group paths to a list of clocks, instances, ports or pins.
-rise_to to_list	Group rising paths to a list of clocks, instances, ports or pins.
-fall_to to_list	Group falling paths to a list of clocks, instances, ports or pins.

The group\_path command is used to group paths reported by the report\_checks command. See  $set_false_path$  for a description of allowed  $from_list$ ,  $through_list$  and  $to_list$  objects.

include	<pre>[-e -echo] [-v -verbose] filename [&gt; log_filename] [&gt;&gt; log_filename]</pre>
-e -echo	Print each command before evaluating it.
-v -verbose	Print each command before evaluating it as well as the result it returns.
filename	The name of the file containing commands to read.
> log_filename	Redirect command output to log_filename.
>> log_filename	Redirect command output and append log_filename.

Read STA/SDC/Tcl commands from filename.

The include command stops and reports any errors encountered while reading a file unless sta\_continue\_on\_error is 1.

link_design	[-no_black_boxes] [cell_name]
-no_black_boxes	Do not make empty "black box" cells for instances that reference undefined cells.
cell_name	The top level module/cell name of the design hierarchy to link.

Link (elaborate, flatten) the top level cell *cell\_name*. The design must be linked after reading netlist and library files. The default value of *cell\_name* is the current design.

The linker creates empty "block box" cells for instances the reference undefined cells when the variable link\_create\_black\_boxes is true. When link\_create\_black\_boxes is false an error is reported and the link fails.

The link\_design command returns 1 if the link succeeds and 0 if it fails.

make_instance	inst_path lib_cell
inst_path	A hierarchical instance name.
lib_cell	The library cell of the new instance.

The make\_instance command makes an instance of library cell lib\_cell.

make_net	net_name_list
net_name_list	A list of net names.

Creates a net for each hierarchical net name.

read_liberty	[-corner corner] [-min] [-max] [-infer_latches] filename
-corner <i>corner</i>	Use the library for process corner corner delay calculation.

```
    -min Use library for min delay calculation.
    -max Use library for max delay calculation.
    filename The liberty file name to read.
```

The read\_liberty command reads a Liberty format library file. The first library that is read sets the units used by SDC/TCL commands and reporting. The include\_file attribute is supported.

Some Liberty libraries do not include latch groups for cells that are describe transparent latches. In that situation the -infer\_latches command flag can be used to infer the latches. The timing arcs required for a latch to be inferred should look like the following:

```
cell (infered_latch) {
  pin(D) {
    direction : input ;
    timing () {
      related_pin : "E" ;
      timing_type : setup_falling ;
    timing () {
      related_pin : "E" ;
      timing_type : hold_falling ;
    }
  pin(E) {
    direction : input;
  pin(Q) {
    direction : output ;
    timing () {
      related_pin : "D" ;
    timing () {
      related_pin : "E" ;
      timing_type : rising_edge ;
    }
  }
}
```

In this example a positive level-sensitive latch is inferred.

Files compressed with gzip are automatically uncompressed.

read_saif	[-scope <i>scope</i> ] filename
scope	The SAIF scope of the current design to extract simulation data. Typically the test bench name and design under test instance name. Scope levels are separated with '/'.

The read\_saif command reads a SAIF (Switching Activity Interchange Format) file from a Verilog simulation and extracts pin activities and duty cycles for use in power estimation. Files compressed with gzip are supported. Annotated activities are propagated to the fanout of the annotated pins.

read_sdc	[-echo] filename
-echo	Print each command before evaluating it.
filename	SDC command file.

Read SDC commands from filename.

The read\_sdc command stops and reports any errors encountered while reading a file unless sta\_continue\_on\_error is 1.

Files compressed with gzip are automatically uncompressed.

read_sdf	[-corner <i>corner</i> ] [-unescaped_dividers] <i>filename</i>
-corner <i>corner</i>	Process corner delays to annotate.
-unescaped_dividers	With this option path names in the SDF do not have to escape hierarchy dividers when the path name is escaped. For example, the escaped Verilog name "\inst1/inst2" can be referenced as "inst1/inst2". The correct SDF name is "inst1Vinst2", since the divider does not represent a change in hierarchy in this case.
filename	The name of the SDF file to read.

Read SDF delays from a file. The min and max values in the SDF tuples are used to annotate the delays for *corner*. The typical values in the SDF tuples are ignored. If multiple corners are defined -corner must be specified.

Files compressed with gzip are automatically uncompressed.

INCREMENT is supported as an alias for INCREMENTAL.

The following SDF statements are not supported.

PORT INSTANCE wildcards

read_spef	<pre>[-min] [-max] [-path path] [-corner corner] [-keep_capacitive_coupling] [-coupling_reduction_factor factor] [-reduce] filename</pre>
-min	Annotate parasitics for min delays.
-max	Annotate parasitics for max delays.
path	Hierarchical block instance path to annotate with parasitics.
-corner <i>corner</i>	Annotate parasitics for one process corner.
-keep_capacitive_coupling	Keep coupling capacitors in parasitic networks rather than converting them to grounded capacitors.
-coupling_reduction_facto r factor	Factor to multiply coupling capacitance by when reducing parasitic networks. The default value is 1.0.
-reduce	Reduce detailed parasitics and do not save the detailed parastic network.
filename	The name of the parasitics file to read.

The read\_spef command reads a file of net parasitics in SPEF format. Use the -report\_parasitic\_annotation command to check for nets that are not annotated.

Files compressed with gzip are automatically uncompressed.

Separate parasitics can be annotated for corners and min and max paths using the -corner, -min and -max arguments. To use the same parastiics for every corner and for min/max delay calculation read the SPEF without -corner, -min, and -max options.

```
read_spef spef1
```

To use separate parastics for min/max delay, use the -min, and -max options for each SPEF file.

```
read_spef -min spef1
read_spef -max spef2
```

To use separate parastics for each corner, use the -corner option for each SPEF file.

```
read_spef -corner ss spef1
read_spef -corner tt spef2
read_spef -corner ff spef3
```

To use separate parastics for each corner and separate min/max delay calculation, use the -corner option along with the -min, and -max options.

```
read_spef -corner ss -min spef1
read_spef -corner ss -max spef2
read_spef -corner ff -min spef3
read_spef -corner ff -max spef4
```

With the - reduce option, the current delay calculator reduces the parastic network to the appropriate type and deletes the parasitic network. This substantially reduces the memory required to store the parasitics.

Coupling capacitors are multiplied by the -coupling\_reduction\_factor when a parasitic network is reduced.

The following SPEF constructs are ignored.

```
*DESIGN_FLOW (all values are ignored)
*S slews
*D driving cell
*I pin capacitances (library cell capacitances are used instead)
*Q r_net load poles
*K r_net load residues
```

If the SPEF file contains triplet values the first value is used.

Parasitic networks (DSPEF) can be annotated on hierarchical blocks using the -path argument to specify the instance path to the block. Parasitic networks in the higher level netlist are stitched together at the hierarchical pins of the blocks.

read_vcd	[-scope scope] filename
scope	The VCD scope of the current design to extract simulation data. Typically the test bench name and design under test instance name. Scope levels are separated with '/'.
filename	The name of the VCD file to read.

The read\_vcd command reads a VCD (Value Change Dump) file from a Verilog simulation and extracts pin activities and duty cycles for use in power estimation. Files compressed with gzip are supported. Annotated activities are propagated to the fanout of the annotated pins.

read_verilog	filename
filename	The name of the verilog file to read.

The read\_verilog command reads a gate level verilog netlist. After all verilog netlist and Liberty libraries are read the design must be linked with the link\_design command.

Verilog 2001 module port declaratations are supported. An example is shown below.

Files compressed with gzip are automatically uncompressed.

```
replace_cell instance_list replacement_cell

instance_list A list of instances to swap the cell.

replacement_cell The replacement lib cell.
```

The replace\_cell command changes the cell of an instance. The replacement cell must have the same port list (number, name, and order) as the instance's existing cell for the replacement to be successful.

```
      replace_activity_annotation
      [-report_unannotated]

      n
      [-report_annotated]

      -report_unannotated
      Report unannotated pins.

      -report_unannotated
      Report annotated pins.
```

Report a summary of pins that are annotated by read\_vcd, read\_saif or set\_power\_activity. Sequential internal pins and hierarchical pins are ignored.

-hold Report annotated hold checks.

-recovery Report annotated recovery checks.

-removal Report annotated removal checks.

-nochange Report annotated nochange checks.

-width Report annotated width checks.

-period Report annotated period checks.

-max\_skew Report annotated max skew checks.

-max\_line lines Maximum number of lines listed by the -list\_annotated

and -list\_not\_annotated options.

-list\_annotated List annotated timing arcs.

-constant\_arcs Report separate annotation counts for arcs disabled by

logic constants (set\_logic\_one, set\_logic\_zero).

The report\_annotated\_check command reports a summary of SDF timing check annotation. The -list\_annotated and -list\_not\_annotated options can be used to list arcs that are annotated or not annotated.

report_annotated_delay	[-cell]
	[-net]
	[-from_in_ports]
	[-to_out_ports]
	[-max_lines <i>lines</i> ]

[-list\_annotated]
[-list\_not\_annotated]
[-constant\_arcs]

-cell Report annotated cell delays.

-net Report annotated internal net delays.

-from\_in\_ports Report annotated delays from input ports.

-to\_out\_ports Report annotated delays to output ports.

and -list\_not\_annotated options.

-list\_annotated List annotated timing arcs.

-constant\_arcs Report separate annotation counts for arcs disabled by logic constants (set\_logic\_one, set\_logic\_zero).

The report\_annotated\_delay command reports a summary of SDF delay annotation. Without the -from\_in\_ports and -to\_out\_ports options arcs to and from top level ports are not reported. The -list\_annotated and -list\_not\_annotated options can be used to list arcs that are annotated or not annotated.

```
report_checks
                          [-from from_list
                           |-rise_from from_list
                           |-fall_from from_list]
                          [-through through_list
                           |-rise_through through_list
                           |-fall_through through_list]
                          [-to to_list
                           |-rise_to to_list
                           |-fall_to to_list|
                          [-unconstrained]
                          [-path_delay min|min_rise|min_fall
                                       |max|max_rise|max_fall
                                       |min_max]
                          [-group_path_count path_count]
                          [-endpoint_path_count endpoint_path_count]
                          [-unique_paths_to_endpoint]
                          [-corner corner]
                          [-slack_max max_slack]
                          [-slack_min min_slack]
                          [-sort_by_slack]
                          [-path_group groups]
                          [-format end|full|short|summary
                                       |full_clock|full_clock_expanded
                                       json]
                          [-fields fields]
                          [-digits digits]
                          [-no_line_split]
                          [> filename]
                          [>> filename]
-from from_list
                          Report paths from a list of clocks, instances, ports,
                          register clock pins, or latch data pins.
-rise_from from_list
                          Report paths from the rising edge of clocks,
                          instances, ports, register clock pins, or latch data
                          pins.
-fall_from from_list
                          Report paths from the falling edge of clocks,
                          instances, ports, register clock pins, or latch data
                          pins.
                          Report paths through a list of instances, pins or nets.
-through through_list
```

-rise_through through_list	Report rising paths through a list of instances, pins or nets.
-fall_through through_list	Report falling paths through a list of instances, pins or nets.
-to to_list	Report paths to a list of clocks, instances, ports or pins.
-rise_to to_list	Report rising paths to a list of clocks, instances, ports or pins.
-fall_to to_list	Report falling paths to a list of clocks, instances, ports or pins.
-unconstrained	Report unconstrained paths also. The unconstrained path group is not reported without this option.
-path_delay min	Report min path (hold) checks.
-path_delay min_rise	Report min path (hold) checks for rising endpoints.
-path_delay min_fall	Report min path (hold) checks for falling endpoints.
-path_delay max	Report max path (setup) checks.
-path_delay max_rise	Report max path (setup) checks for rising endpoints.
-path_delay max_fall	Report max path (setup) checks for falling endpoints.
-path_delay min_max	Report max and max path (setup and hold) checks.
-group_path_count path_count	The number of paths to report in each path group. The default is 1.
-endpoint_path_count endpoint_path_count	The number of paths to report for each endpoint. The default is 1.
-unique_paths_to_endpoi nt	When multiple paths to an endpoint are specified with -endpoint_path_count many of the paths may differ only in the rise/fall edges of the pins in the paths. With this option only the worst path through the set of pis is reported.
-corner corner	Report paths for one process corner. The default is to report paths for all process corners.
-slack_max max_slack	Only report paths with less slack than max_slack.
-slack_min <i>min_slack</i>	Only report paths with more slack than <i>min_slack</i> .

-sort_by_slack	Sort paths by slack rather than slack grouped by path group.
-path_group <i>groups</i>	List of path groups to report. The default is to report all path groups.
-format end	Report path ends in one line with delay, required time and slack.
-format full	Report path start and end points and the path. This is the default path type.
-format full_clock	Report path start and end points, the path, and the source and and target clock paths.
-format full_clock_expanded	Report path start and end points, the path, and the source and and target clock paths. If the clock is generated and propagated, the path from the clock source pin is also reported.
-format short	Report only path start and end points.
-format summary	Report only path ends with delay.
-format json	Report in json formatfields is ignored.
-fields <i>fields</i>	List of capacitance slew input_pins hierarcial_pins nets fanout src_attr
-digits <i>digits</i>	The number of digits after the decimal point to report. The default value is the variable sta_report_default_digits.
-no_line_splits	Do not split long lines into multiple lines.

The report\_checks command reports paths in the design. Paths are reported in groups by capture clock, unclocked path delays, gated clocks and unconstrained.

See  $set_false_path$  for a description of allowed  $from_list$ ,  $through_list$  and  $to_list$  objects.

report\_check\_types [-violators]

[-verbose]

[-format slack\_only|end]

[-max\_delay] [-min\_delay] [-recovery] [-removal]

[-clock\_gating\_setup]
[-clock\_gating\_hold]

[-max\_slew]
[-min\_slew]

[-min\_pulse\_width]
[-min\_period]
[-digits digits]
[-no\_split\_lines]
[> filename]
[>> filename]

-violators Report all violated timing and design rule constraints.

-verbose Use a verbose output format.

-format slack\_only Report the minumum slack for each timing check.

-format end Report the endpoint for each check.

-max\_delay Report setup and max delay path delay constraints.

-min\_delay Report hold and min delay path delay constraints.

-recovery Report asynchronous recovery checks.

-removal Report asynchronous removal checks.

-clock\_gating\_setup Report gated clock enable setup checks.

-clock\_gating\_hold Report gated clock hold setup checks.

-max\_slew Report max transition design rule checks.

-max\_skew Report max skew design rule checks.

-min\_pulse\_width Report min pulse width design rule checks.

-min\_period Report min period design rule checks.

-min\_slew Report min slew design rule checks.

-digits digits The number of digits after the decimal point to report.

The default value is the variable

sta\_report\_default\_digits.

The report\_check\_types command reports the slack for each type of timing and design rule constraint. The keyword options allow a subset of the constraint types to be reported.

report_clock_latency	<pre>[-clock clocks] [-include_internal_latency] [-digits digits]</pre>
-clock clocks	The clocks to report.
<pre>-include_internal_laten cy</pre>	Include internal clock latency from liberty min/max_clock_tree_path timing groups.
-digits <i>digits</i>	The number of digits to report for delays.

Report the clock network latency.

report_clock_min_perio d	[-clocks <i>clocks</i> ] [-include_port_paths]
-clocks <i>clocks</i>	The clocks to report.
-include_port_paths	Include paths from input port and to output ports.

Report the minimum period and maximum frequency for *clocks*. If the -clocks argument is not specified all clocks are reported. The minimum period is determined by examining the smallest slack paths between registers the rising edges of the clock or between falling edges of the clock. Paths between different clocks, different clock edges of the same clock, level sensitive latches, or paths constrained by set\_multicycle\_path, set\_max\_path are not considered.

```
report_clock_propertie [clock_names]
s

clock_names List of clock names to report.
```

The report\_clock\_properties command reports the period and rise/fall edge times for each clock that has been defined.

report_clock_skew	<pre>[-setup -hold] [-clock clocks] [-include_internal_latency] [-digits digits]</pre>
-setup	Report skew for setup checks.

Report the maximum difference in clock arrival between every source and target register that has a path between the source and target registers.

report_dcalc	<pre>[-from from_pin] [-to to_pin] [-corner corner] [-min] [-max] [-digits digits] [&gt; filename] [&gt;&gt; filename]</pre>
-from <i>from_pin</i>	Report delay calculations for timing arcs from instance input pin <i>from_pin</i> .
-to to_pin	Report delay calculations for timing arcs to instance output pin to_pin.
-corner <i>corner</i>	Report paths for process <i>corner</i> . The -corner keyword is required if more than one process corner is defined.
-min	Report delay calculation for min delays.
-max	Report delay calculation for max delays.
-digits <i>digits</i>	The number of digits after the decimal point to report. The default is sta_report_default_digits.

The report\_dcalc command shows how the delays between instance pins are calculated. It is useful for debugging problems with delay calculation.

### report\_disabled\_edges

The report\_disabled\_edges command reports disabled timing arcs along with the reason they are disabled. Each disabled timing arc is reported as the instance name along with the from and to ports of the arc. The disable reason is shown next. Arcs that are disabled with set\_disable\_timing are reported with constraint as the reason. Arcs that are disabled by constants are reported with constant as the reason along with the constant instance pin and value. Arcs that are disabled to break combinational feedback loops are reported with loop as the reason.

> report\_disabled\_edges
u1 A B constant B=0

report_edges	[-from from_pin] [-to to_pin]
-from <i>from_pin</i>	Report edges/timing arcs from pin from_pin.
-to to_pin	Report edges/timing arcs to pin to_pin.

Report the edges/timing arcs and their delays in the timing graph from/to/between pins.

report_instance	<pre>instance_path [&gt; filename] [&gt;&gt; filename]</pre>
instance_path	Hierarchical path to a instance.

report_lib_cell	<pre>cell_name [&gt; filename] [&gt;&gt; filename]</pre>
cell_name	The name of a library cell.

Describe the liberty library cell cell\_name.

report_net	<pre>[-digits digits] net_path [&gt; filename] [&gt;&gt; filename]</pre>
-digits <i>digits</i>	The number of digits after the decimal point to report. The default value is the variable sta_report_default_digits.
net_path	Hierarchical path to a net.

Report the connections and capacitance of a net.

report_parasitic_annotati on	<pre>[-report_unannotated] [&gt; filename] [&gt;&gt; filename]</pre>
-report_unannotated	Report unannotated and partially annotated nets.

report_power	<pre>[-instances instances] [-highest_power_instances count] [-digits digits] [&gt; filename] [&gt;&gt; filename]</pre>
-instances instances	Report the power for each instance of <i>instances</i> . If the instance is hierarchical the total power for the instances inside the hierarchical instance is reported.
-highest_power_instanc es count	Report the power for the <i>count</i> highest power instances.
-digits <i>digits</i>	The number of digits after the decimal point to report. The default value is the variable sta_report_default_digits.

The report\_power command uses static power analysis based on propagated or annotated pin activities in the circuit using Liberty power models. The internal, switching, leakage and total power are reported. Design power is reported separately for combinational, sequential, macro and pad groups. Power values are reported in watts.

The read\_vcd or read\_saif commands can be used to read activities from a file based on simulation. If no simulation activities are available, the set\_power\_activity command should be used to set the activity of input ports or pins in the design. The default input activity and duty for inputs are 0.1 and 0.5 respectively. The activities are propagated from annotated input ports or pins through gates and used in the power calculations.

Group	Internal Power	Switching Power	Leakage Power	Total Power	
Sequential Combinational Macro Pad	3.29e-06 1.86e-07 0.00e+00 0.00e+00	3.41e-08 3.31e-08 0.00e+00 0.00e+00	2.37e-07 7.51e-08 0.00e+00 0.00e+00	3.56e-06 2.94e-07 0.00e+00 0.00e+00	92.4% 7.6% 0.0% 0.0%
Total	3.48e-06 90.2%	6.72e-08 1.7%	3.12e-07 8.1%	3.86e-06	100.0%

report_pulse_width_chec ks	<pre>[-verbose] [-digits digits] [-no_line_splits] [pins] [&gt; filename] [&gt;&gt; filename]</pre>
-verbose	Use a verbose output format.

-digits digits

The number of digits after the decimal point to report.

The default value is the variable sta\_report\_default\_digits.

-no\_line\_splits

pins List of pins or ports to report.

The report\_pulse\_width\_checks command reports min pulse width checks for pins in the clock network. If *pins* is not specified all clock network pins are reported.

report_slews	[-corner corner] pin
-corner <i>corner</i>	Report paths for process <i>corner</i> . The -corner keyword is required if more than one process corner is defined.
pin	

## Report the slews at pin

report_tns	[-min] [-max] [-digits <i>digits</i> ]
-max	Report the total max/setup slack.
-min	Report the total min/hold slack.
-digits <i>digits</i>	The number of digits after the decimal point to report. The default value is the variable sta_report_default_digits.

Report the total negative slack.

## report\_units

Report the units used for command arguments and reporting.

report\_units
time 1ns
capacitance 1pF
resistance 1kohm
voltage 1v
current 1A
power 1pW
distance 1um

report_wns	[-min] [-max] [-digits <i>digits</i> ]
-max	Report the worst max/setup slack.
-min	Report the worst min/hold slack.
-digits <i>digits</i>	The number of digits after the decimal point to report. The default value is the variable sta_report_default_digits.

Report the worst negative slack. If the worst slack is positive, zero is reported.

report_worst_slack	[-min] [-max] [-digits <i>digits</i> ]
-max	Report the worst max/setup slack.
-min	Report the worst min/hold slack.
-digits <i>digits</i>	The number of digits after the decimal point to report. The default value is the variable sta_report_default_digits.

set_assigned_check	-setup -hold -recovery -removal [-rise] [-fall] [-corner corner] [-min] [-max] [-from from_pins] [-to to_pins] [-clock rise fall] [-cond sdf_cond] [-worst] margin
-setup	Annotate setup timing checks.
-hold	Annotate hold timing checks.
-recovery	Annotate recovery timing checks.
-removal	Annotate removal timing checks.

-rise	Annotate	rising	de Lays.

-fall Annotate falling delays.

-corner corner The name of a process corner. The -corner keyword is

required if more than one process corner is defined.

-min Annotate the minimum value of the process corner.

-max Annotate the maximum value of the process corner.

-from *from\_pins* A list of pins for the clock.

-to to\_pins A list of pins for the data.

margin The timing check margin.

The set\_assigned\_check command is used to annotate the timing checks between two pins on an instance. The annotated delay overrides the calculated delay. This command is a interactive way to back-annotate delays like an SDF file.

set_assigned_delay	-cell -net [-rise] [-fall] [-corner corner] [-min] [-max] [-from from_pins] [-to to_pins] delay
-cell	Annotate the delays between two pins on an instance.
-net	Annotate the delays between two pins on a net.
-rise	Annotate the rising delays.
-fall	Annotate the falling delays.
-corner <i>corner</i>	The name of a process corner. The -corner keyword is required if more than one process corner is defined.
-min	Annotate the minimum delays.
-max	Annotate the maximum delays.
-from <i>from_pins</i>	A list of pins.

-to to\_pins A list of pins.

delay The delay between from\_pins and to\_pins.

The set\_assigned\_delay command is used to annotate the delays between two pins on an instance or net. The annotated delay overrides the calculated delay. This command is a interactive way to back-annotate delays like an SDF file.

Use the -corner keyword to specify a process corner. The -corner keyword is required if more than one process corner is defined.

set_assigned_transition	[-rise] [-fall] [-corner corner] [-min] [-max] slew pin_list
-rise	Annotate the rising transition.
-fall	Annotate the falling transition.
-corner <i>corner</i>	Annotate delays for process corner.
-min	Annotate the minimum transition time.
-max	Annotate the maximum transition time.
slew	The pin transition time.
pin_list	A list of pins.

The set\_assigned\_transition command is used to annotate the transition time (slew) of a pin. The annotated transition time overrides the calculated transition time.

set_case_analysis	0 1 zero one rise rising fall falling port_or_pin_list
port_or_pin_list	A list of ports or pins.

The set\_case\_analysis command sets the signal on a port or pin to a constant logic value. No paths are propagated from constant pins. Constant values set with the set\_case\_analysis command are propagated through downstream gates.

Conditional timing arcs with mode groups are controlled by logic values on the instance pins.

set_clock_gating_check	[-setup setup_time] [-hold hold_time] [-rise] [-fall] [-high] [-low] [objects]
-setup <i>setup_time</i>	Clock enable setup margin.
-hold <i>hold_time</i>	Clock enable hold margin.
-rise	The setup/hold margin is for the rising edge of the clock enable.
-fall	The setup/hold margin is for the falling edge of the clock enable.
-high	The gating clock is active high (pin and instance objects only).
-low	The gating clock is active low (pin and instance objects only).
objects	A list of clocks, instances, pins or ports.

The set\_clock\_gating\_check command is used to add setup or hold timing checks for data signals used to gate clocks.

If no objects are specified the setup/hold margin is global and applies to all clock gating circuits in the design. If neither of the -rise and -fall options are used the setup/hold margin applies to the rising and falling edges of the clock gating signal.

Normally the library cell function is used to determine the active state of the clock. The clock is active high for AND/NAND functions and active low for OR/NOR functions. The -high and -low options are used to specify the active state of the clock for other cells, such as a MUX.

If multiple set\_clock\_gating\_check commands apply to a clock gating instance he priority of the commands is shown below (highest to lowest priority).

```
clock enable pin
instance
clock pin
clock
global
```

set_clock_groups	<pre>[-name name] [-logically_exclusive] [-physically_exclusive] [-asynchronous] [-allow_paths] -group clocks</pre>
-name <i>name</i>	The clock group name.
-logically_exclusive	The clocks in different groups do not interact logically but can be physically present on the same chip. Paths between clock groups are considered for noise analysis.
-physically_exclusive	The clocks in different groups cannot be present at the same time on a chip. Paths between clock groups are not considered for noise analysis.
-asynchronous	The clock groups are asynchronous. Paths between clock groups are considered for noise analysis.
-allow_paths	
clocks	A list of clocks in the group.

The  $set\_clock\_groups$  command is used to deifine groups of clocks that interact with each other. Clocks in different groups do not interact and paths between them are not reported. Use a -group argument for each clock group.

set_clock_latency	<pre>[-source] [-clock clock] [-rise] [-fall] [-min] [-max] delay objects</pre>
-source	The latency is at the clock source.
-clock clock	If multiple clocks are defined at a pin this use this option to specify the latency for a specific clock.
-rise	The latency is for the rising edge of the clock.
-fall	The latency is for the falling edge of the clock.
-min	delay is the minimum latency.
-max	delay is the maximum latency.

The set\_clock\_latency command describes expected delays of the clock tree when analyzing a design using ideal clocks. Use the -source option to specify latency at the clock source, also known as insertion delay. Source latency is delay in the clock tree that is external to the design or a clock tree internal to an instance that implements a complex logic function.

set_clock_transition	[-rise] [-fall] [-min] [-max] transition clocks
-rise	Set the transition time for the rising edge of the clock.
-fall	Set the transition time for the falling edge of the clock.
-min	Set the min transition time.
-max	Set the min transition time.
transition	Clock transition time (slew).
clocks	A list of clocks.

The set\_clock\_transition command describes expected transition times of the clock tree when analyzing a design using ideal clocks.

-rise Inter-clock target clock rise edge, alternative to
-rise\_to.Inter-clock target clock rise edge, alternative
to -rise\_to.

-fall Inter-clock target clock rise edge, alternative to
-fall\_to.

-setup uncertainty is for setup checks.

-hold uncertainty is for hold checks.

uncertainty Clock uncertainty.

The set\_clock\_uncertainty command specifies the uncertainty or jitter in a clock. The uncertainty for a clock can be specified on its source pin or port, or the clock itself.

A list of clocks, ports or pins.

```
set_clock_uncertainty .1 [get_clock clk1]
```

Inter-clock uncertainty between the source and target clocks of timing checks is specified with the -from|-rise\_from|-fall\_from and -to|-rise\_to|-fall\_to arguments.

```
set_clock_uncertainty -from [get_clock clk1] -to [get_clocks clk2] .1
```

The following commands are equivalent.

objects

```
set_clock_uncertainty -from [get_clock clk1] -rise_to [get_clocks clk2] .1
set_clock_uncertainty -from [get_clock clk1] -to [get_clocks clk2] -rise .1
```

```
set_cmd_units
                        [-capacitance cap_unit]
                        [-resistance res_unit]
                        [-time time_unit]
                        [-voltage voltage_unit]
                        [-current current_unit]
                        [-power power_unit]
                        [-distance distance_unit]
                        The capacitance scale factor followed by 'f'.
-capacitance cap_unit
                        The resistance scale factor followed by 'ohm'.
-resistance res_unit
-time time_unit
                        The time scale factor followed by 's'.
-voltage voltage_unit
                        The voltage scale factor followed by 'v'.
-current current_unit
                        The current scale factor followed by 'A'.
-power power_unit
                        The power scale factor followed by 'w'.
```

```
-distance The distance scale factor followed by 'm'. distance_unit
```

The set\_cmd\_units command is used to change the units used by the STA command interpreter when parsing commands and reporting results. The default units are the units specified in the first Liberty library file that is read.

Units are specified as a scale factor followed by a unit name. The scale factors are as follows.

M 1E+6 k 1E+3 m 1E-3 u 1E-6 n 1E-9 p 1E-12 f 1E-15

An example of the set\_units command is shown below.

set_data_check	<pre>[-from -rise_from -fall_from from_pin] [-to -rise_to -fall_to to_pin] [-setup] [-hold] [-clock clock] margin</pre>
-from <i>from_pin</i>	A pin used as the timing check reference.
-to to_pin	A pin that the setup/hold check is applied to.
-setup	Add a setup timing check.
-hold	Add a hold timing check.
-clock <i>clock</i>	The setup/hold check clock.
margin	The setup or hold time margin.

The set\_data\_check command is used to add a setup or hold timing check between two pins.

set_disable_inferred_clock_gati ng	objects
objects	A list of clock gating instances, clock gating pins, or clock enable pins.

The set\_disable\_inferred\_clock\_gating command disables clock gating checks on a clock gating instance, clock gating pin, or clock gating enable pin.

The set\_disable\_timing command is used to disable paths though pins in the design. There are many different forms of the command depending on the objects specified in *objects*.

All timing paths though an instance are disabled when *objects* contains an instance. Timing checks in the instance are *not* disabled.

```
set_disable_timing u2
```

The -from and -to options can be used to restrict the disabled path to those from, to or between specific pins on the instance.

```
set_disable_timing -from A u2
set_disable_timing -to Z u2
set_disable_timing -from A -to Z u2
```

A list of top level ports or instance pins can also be disabled.

```
set_disable_timing u2/Z
set_disable_timing in1
```

Timing paths though all instances of a library cell in the design can be disabled by naming the cell using a hierarchy separator between the library and cell name. Paths from or to a cell port can be disabled with the -from and -to options or a port name after library and cell names.

```
set_disable_timing liberty1/snl_bufx2
set_disable_timing -from A liberty1/snl_bufx
set_disable_timing -to Z liberty1/snl_bufx
set_disable_timing liberty1/snl_bufx2/A
```

```
set_drive [-rise]
[-fall]
[-max]
[-min]
resistance
ports
```

-rise Set the drive rise resistance.

-fall Set the drive fall resistance.

-max Set the maximum resistance.

-min Set the minimum resistance.

resistance The external drive resistance.

ports A list of ports.

The set\_drive command describes the resistance of an input port external driver.

set_driving_cell	<pre>[-lib_cell cell_name] [-library library] [-rise] [-fall] [-min] [-max] [-pin pin] [-from_pin from_pin] [-input_transition_rise trans_rise] [-input_transition_fall trans_fall] ports</pre>
-lib_cell <i>cell_name</i>	The driving cell.
-library <i>library</i>	The driving cell library.
-rise	Set the driving cell for a risingn edge.
-fall	Set the driving cell for a falling edge.
-max	Set the driving cell for max delays.
-min	Set the driving cell for min delays.
-pin <i>pin</i>	The output port of the driving cell.
-from_pin <i>from_pin</i>	Use timng arcs from <i>from_pin</i> to the output pin.
<pre>-input_transition_rise trans_rise</pre>	The transition time for a rising input at from_pin.
<pre>-input_transition_fall trans_fall</pre>	The transition time for a falling input at from_pin.
ports	A list of ports.

The set\_driving\_cell command describes an input port external driver.

set_false_path	<pre>[-setup] [-hold] [-rise] [-fall] [-from from_list] [-rise_from from_list] [-fall_from from_list] [-through through_list] [-rise_through through_list] [-fall_through through_list] [-fall_through through_list] [-fall_through through_list] [-to to_list] [-rise_to to_list] [-fall_to to_list] [-reset_path]</pre>
-setup	Apply to setup checks.
-hold	Apply to hold checks.
-rise	Apply to rising path edges.
-fall	Apply to falling path edges.
-reset_path	Remove any matching set_false_path, set_multicycle_path, set_max_delay, set_min_delay exceptions first.
-from <i>from_list</i>	A list of clocks, instances, ports or pins.
-through <i>through_list</i>	A list of instances, pins or nets.
-to to_list	A list of clocks, instances, ports or pins.

The set\_false\_path command disables timing along a path from, through and to a group of design objects.

Objects in *from\_list* can be clocks, register/latch instances, or register/latch clock pins. The -rise\_from and -fall\_from keywords restrict the false paths to a specific clock edge.

Objects in through\_list can be nets, instances, instance pins, or hierarchical pins,. The -rise\_through and -fall\_through keywords restrict the false paths to a specific path edge that traverses through the object.

Objects in *to\_list* can be clocks, register/latch instances, or register/latch clock pins. The -rise\_to and -fall\_to keywords restrict the false paths to a specific transition at the path end.

This command is ignored.

```
set_hierarchy_separatoseparatorrseparatorCharacter used to separate hierarchical names.
```

Set the character used to separate names in a hierarchical instance, net or pin name. This separator is used by the command interpreter to read arguments and print results. The default separator is '/'.

```
set_ideal_latency [-rise] [-fall] [-min] [-max] delay objects
```

The set\_ideal\_latency command is parsed but ignored.

```
set_ideal_network [-no_propagation] objects
```

The set\_ideal\_network command is parsed but ignored.

```
set_ideal_transition [-rise] [-fall] [-min] [-max] transition_time objects
```

The set\_ideal\_transition command is parsed but ignored.

set_input_delay	<pre>[-rise] [-fall] [-max] [-min] [-clock clock] [-clock_fall] [-reference_pin ref_pin] [-source_latency_included] [-network_latency_included] [-add_delay] delay port_pin_list</pre>
-rise	Set the arrival time for the rising edge of the input.
-fall	Set the arrival time for the falling edge of the input.
-max	Set the maximum arrival time.
-min	Set the minimum arrival time.
-clock <i>clock</i>	The arrival time is from clock.

-clock\_fall The arrival time is from the falling edge of clock.

arrives at ref\_pin.

-source\_latency\_included D no add the clock source latency (insertion delay) to

the delay value.

-network\_latency\_include Do not add the clock latency to the delay value when

the clock is ideal.

-add\_delay Add this arrival to any existing arrivals.

delay The arrival time after clock.

The set\_input\_delay command is used to specify the arrival time of an input signal.

The following command sets the min, max, rise and fall times on the in1 input port 1.0 time units after the rising edge of clk1.

```
set_input_delay -clock clk1 1.0 [get_ports in1]
```

Use multiple commands with the -add\_delay option to specifiy separate arrival times for min, max, rise and fall times or multiple clocks. For example, the following specifies separate arrival times with respect to clocks clk1 and clk2.

```
set_input_delay -clock clk1 1.0 [get_ports in1]
set_input_delay -add_delay -clock clk2 2.0 [get_ports in1]
```

The <code>-reference\_pin</code> option is used to specify an arrival time with respect to the arrival on a pin in the clock network. For propagated clocks, the input arrival time is relative to the clock arrival time at the reference pin (the clock source latency and network latency from the clock source to the reference pin). For ideal clocks, input arrival time is relative to the reference pin clock source latency. With the <code>-clock\_fall</code> flag the arrival time is relative to the falling transition at the reference pin. If no clocks arrive at the reference pin the <code>set\_input\_delay</code> command is ignored. If no <code>-clock</code> is specified the arrival time is with respect to all clocks that arrive at the reference pin. The <code>-source\_latency\_included</code> and <code>-network\_latency\_included</code> options cannot be used with <code>-reference\_pin</code>.

Paths from inputs that do not have an arrival time defined by set\_input\_delay are not reported. Set the sta\_input\_port\_default\_clock variable to 1 to report paths from inputs without a set\_input\_delay.

```
set_input_transition [-rise]
     [-fall]
     [-max]
     [-min]
     transition
     port_list
```

-rise Set the rising edge transition.

-fall Set the falling edge transition.

-max Set the minimum transition time.

-min Set the maximum transition time.

transition The transition time (slew).

port\_list A list of ports.

The set\_input\_transition command is used to specify the transition time (slew) of an input signal.

```
set_level_shifter_strateg [-rule rule_type]
y
```

This command is parsed and ignored by timing analysis.

```
set_level_shifter_thresho [-voltage voltage]
ld
```

This command is parsed and ignored by timing analysis.

set_load	<pre>[-rise] [-fall] [-max] [-min] [-subtract_pin_load] [-pin_load] [-wire_load] capacitance objects</pre>
-rise	Set the external port rising capacitance (ports only).
-fall	Set the external port falling capacitance (ports only).
-max	Set the max capacitance.
-min	Set the min capacitance.
-subtract_pin_load	Subtract the capacitance of all instance pins connected to the net from <i>capacitance</i> (nets only). If the resulting capacitance is negative, zero is used. Pin capacitances are ignored by delay calculation when this option is used.

-pin_load	<pre>capcitance is external instance pin capacitance (ports only).</pre>
-wire_load	capcitance is external wire capacitance (ports only).
capacitance	The capacitance, in library capacitance units.
objects	A list of nets or ports.

The set\_load command annotates wire capacitance on a net or external capacitance on a port. There are four different uses for the set\_load commanc:

```
set_load -wire_load port
set_load -pin_load port
set_load port
set_load net
external port wire capacitance
external port pin capacitance
same as -pin_load
net wire capacitance
```

External port capacitance can be annotated separately with the -pin\_load and -wire\_load options. Without the -pin\_load and -wire\_load options pin capacitance is annotated.

When annnotating net wire capacitance with the -subtract\_pin\_load option the capacitance of all instance pins connected to the net is subtracted from *capacitance*. Setting the capacitance on a net overrides SPEF parasitics for delay calculation.

set_logic_dc	port_list
port_pin_list	List of ports or pins.

Set a port or pin to a constant unknown logic value. No paths are propagated from constant pins.

set_logic_one	port_list
port_pin_list	List of ports or pins.

Set a port or pin to a constant logic one value. No paths are propagated from constant pins. Constant values set with the set\_logic\_one command are **not** propagated through downstream gates.

set_logic_zero	port_list
port_pin_list	List of ports or pins.

Set a port or pin to a constant logic zero value. No paths are propagated from constant pins. Constant values set with the set\_logic\_zero command are **not** propagated through downstream gates.

set\_max\_area area
area

The set\_max\_area command is ignored during timing but is included in SDC files that are written.

set_max_capacitance	capacitance objects
capacitance	
objects	List of ports or cells.

The set\_max\_capacitance command is ignored during timing but is included in SDC files that are written.

set_max_delay	<pre>[-rise] [-fall] [-from from_list] [-rise_from from_list] [-fall_from from_list] [-through through_list] [-rise_through through_list] [-fall_through through_list] [-to to_list] [-rise_to to_list] [-fall_to to_list] [-fall_to to_list] [-reset_path] [-ignore_clock_latency] delay</pre>
-rise	Set max delay for rising paths.
-fall	Set max delay for falling paths.
-from <i>from_list</i>	A list of clocks, instances, ports or pins.
-through <i>through_list</i>	A list of instances, pins or nets.
-to to_list	A list of clocks, instances, ports or pins.
-ignore_clock_latency	Ignore clock latency at the source and target registers.
-reset_path	Remove any matching set_false_path, set_multicycle_path, set_max_delay, set_min_delay exceptions first.
delay	The maximum delay.

The set\_max\_delay command constrains the maximum delay through combinational logic paths. See set\_false\_path for a description of allowed  $from_list$ ,  $through_list$  and  $to_list$  objects. If the  $to_list$  ends at a timing check the setup/hold time is included in the path delay.

When the -ignore\_clock\_latency option is used clock latency at the source and destination of the path delay is ignored. The constraint is reported in the default path group (\*\*default\*\*) rather than the clock path group when the path ends at a timing check.

```
set_max_dynamic_power power [unit]
```

The set\_max\_dynamic\_power command is ignored.

set_max_fanout	fanout objects	
fanout		
objects	List of ports or cells.	

The set\_max\_fanout command is ignored during timing but is included in SDC files that are written.

```
set_max_leakage_power power [unit]
```

The set\_max\_leakage\_power command is ignored.

set_max_time_borrow	delay objects
delay	The maximum time the latches can borrow.
objects	List of clocks, instances or pins.

The set\_max\_time\_borrow command specifies the maximum amount of time that latches can borrow. Time borrowing is the time that a data input to a transparent latch arrives after the latch opens.

set_max_transition	<pre>[-data_path] [-clock_path] [-rise] [-fall] transition objects</pre>
-data_path	Set the max slew for data paths.
-clock_path	Set the max slew for clock paths.

-rise Set the max slew for rising paths.
-fall Set the max slew for falling paths.

transition The maximum slew/transition time.

objects List of clocks, ports or designs.

The set\_max\_transition command is specifies the maximum transition time (slew) design rule checked by the report\_check\_types -max\_transition command.

If specified for a design, the default maximum transition is set for the design.

If specified for a clock, the maximum transition is applied to all pins in the clock domain. The <code>-clock\_path</code> option restricts the maximum transition to clocks in clock paths. The <code>-data\_path</code> option restricts the maximum transition to clocks data paths. The <code>-clock\_path</code>, <code>-data\_path</code>, <code>-rise</code> and <code>-fall</code> options only apply to clock objects.

set_min_capacitance	capacitance objects
capacitance	Minimum capacitance.
objects	List of ports or cells.

The set\_min\_capacitance command is ignored during timing but is included in SDC files that are written.

set_min_delay	[-rise] [-fall] [-from from_list] [-rise_from from_list] [-fall_from from_list] [-through through_list] [-rise_through through_list] [-fall_through through_list] [-to to_list] [-rise_to to_list] [-fall_to to_list] [-ignore_clock_latency] [-reset_path] delay
-rise	Set min delay for rising paths.
-fall	Set min delay for falling paths.
-from from_list	A list of clocks, instances, ports or pins.

-through through\_list A list of instances, pins or nets.

-to to\_list A list of clocks, instances, ports or pins.

-reset\_path Remove any matching set\_false\_path, set\_multicycle\_path,

set\_max\_delay, set\_min\_delay exceptions first.

delay The minimum delay.

The set\_min\_delay command constrains the minimum delay through combinational logic. See set\_false\_path for a description of allowed  $from_list$ ,  $through_list$  and  $to_list$  objects. If the  $to_list$  ends at a timing check the setup/hold time is included in the path delay.

When the -ignore\_clock\_latency option is used clock latency at the source and destination of the path delay is ignored. The constraint is reported in the default path group (\*\*default\*\*) rather than the clock path group when the path ends at a timing check.

set_min_pulse_width	[-high] [-low] min_width objects
-high	Set the minimum high pulse width.
-low	Set the minimum low pulse width.
min_width	
objects	List of pins, instances or clocks.

If - low and - high are not specified the minimum width applies to both high and low pulses.

set_multicycle_path	<pre>[-setup] [-hold] [-rise] [-fall] [-start] [-end] [-from from_list] [-rise_from from_list] [-fall_from from_list] [-through through_list] [-rise_through through_list] [-fall_through through_list] [-fall_through through_list] [-to to_list] [-rise_to to_list] [-fall_to to_list] [-reset_path] path_multiplier</pre>
-setup	Set cycle count for setup checks.
-hold	Set cycle count for hold checks.
-rise	Set cycle count for rising path edges.
-fall	Set cycle count for falling path edges.
-start	Multiply the source clock period by period_multiplier.
-end	Multiply the target clock period by period_multiplier.
-from <i>from_list</i>	A list of clocks, instances, ports or pins.
-through <i>through_list</i>	A list of instances, pins or nets.
-to to_list	A list of clocks, instances, ports or pins.
-reset_path	Remove any matching set_false_path, set_multicycle_path, set_max_delay, set_min_delay exceptions first.
path_multiplier	The number of clock periods to add to the path required time.

Normally the path between two registers or latches is assumed to take one clock cycle. The set\_multicycle\_path command overrides this assumption and allows multiple clock cycles for a timing check. See set\_false\_path for a description of allowed  $from_list$ ,  $through_list$  and  $to_list$  objects.

set_operating_conditio	[-analysis_type single bc_wc on_chip_variation]
ns	[-library <i>lib</i> ]
	[condition]
	[-min min_condition]
	[-max max_condition]
	[-min_library min_lib]
	[-max_library max_lib]
analysis type single	
<pre>-analysis_type single</pre>	Use one operating condition for min and max paths.
-analysis_type bc_wc	Best case, worst case analysis. Setup checks use
	<pre>max_condition for clock and data paths. Hold checks use</pre>
	the min_condition for clock and data paths.
	the min_condition for ottook and data pathor
-analysis_type	The min and max operating conditions represent
, ,	variations on the chip that can occur simultaineously.
on_chip_variation	
	Setup checks use max_condition for data paths and
	min_condition for clock paths. Hold checks use
	min_condition for data paths and max_condition for
	clock paths. This is the default analysis type.
-library <i>lib</i>	The name of the library that contains condition.
•	,
condition	The operating condition for analysis type single.
Condition	The operacing condition for analysis type single.
	The encustion condition to use for min mathe and held
-min <i>min_condition</i>	The operating condition to use for min paths and hold
	checks.
-max <i>max_condition</i>	The operating condition to use for max paths and setup
	checks.
-min_library <i>min_lib</i>	The name of the library that contains <i>min_condition</i> .
man_cablary man_cab	The hame of the tibrary that contains min_condition.
may library may lib	The name of the library that contains may condition
-max_library <i>max_lib</i>	The name of the library that contains max_condition.

The set\_operating\_conditions command is used to specify the type of analysis performed and the operating conditions used to derate library data.

set_output_delay	[-rise]
-	[-fall]
	[-max]
	[-min]
	[-clock clock]
	[-clock_fall]
	[-reference_pin ref_pin]
	[-source_latency_included]
	[-network_latency_included]
	[-add_delay]
	delay
	port_pin_list
	r
-rise	Set the output delay for the rising edge of the input.

-fall Set the output delay for the falling edge of the input.

-max Set the maximum output delay.

-min Set the minimum output delay.

-clock *clock* The external check is to *clock*. The default clock edge

is rising.

-clock\_fall The external check is to the falling edge of clock.

-reference\_pin ref\_pin The external check is clocked by the clock that arrives

at ref\_pin.

-add\_delay Add this output delay to any existing output delays.

delay The external delay to the check clocked by clock.

The set\_output\_delay command is used to specify the external delay to a setup/hold check on an output port or internal pin that is clocked by c lock. Unless the -add\_delay option is specified any existing output delays are replaced.

The -reference\_pin option is used to specify a timing check with respect to the arrival on a pin in the clock network. For propagated clocks, the timing check is relative to the clock arrival time at the reference pin (the clock source latency and network latency from the clock source to the reference pin). For ideal clocks, the timing check is relative to the reference pin clock source latency. With the -clock\_fall flag the timing check is relative to the falling edge of the reference pin. If no clocks arrive at the reference pin the set\_output\_delay command is ignored. If no -clock is specified the timing check is with respect to all clocks that arrive at the reference pin. The -source\_latency\_included and -network\_latency\_included options cannot be used with -reference\_pin.

set_port_fanout_number	[-min] [-max] fanout ports
-min	Set the min fanout.
-max	Set the max fanout.
fanout	The external fanout of the ports.
port_list	A list of ports.

Set the external fanout for ports.

set_power_activity	<pre>[-global] [-input] [-input_ports ports] [-pins pins] [-activity activity   -density density]</pre>
	[-duty duty] [-clock clock]
-global	Set the activity/duty for all non-clock pins.
-input	Set the default input port activity/duty.
<pre>-input_ports input_ports</pre>	Set the input port activity/duty.
-pins <i>pins</i>	Set the pin activity/duty.
-activity <i>activity</i>	The activity, or number of transitions per clock cycle. If <i>clock</i> is not specified the clock with the minimum period is used. If no clocks are defined an error is reported.
-density <i>density</i>	Transitioins per library time unit.
-duty duty	The duty, or probability the signal is high (0 <= duty <= 1.0). Defaults to 0.5.
-clock <i>clock</i>	The clock to use for the period with -activity. This option is ignored if -density is used.

The set\_power\_activity command is used to set the activity and duty used for power analysis globally or for input ports or pins in the design.

The default input activity for inputs is 0.1 transitions per minimum clock period if a clock is defined or 0.0 if there are no clocks defined. The default input duty is 0.5. This is equivalent to the following command:

set\_power\_activity -input -activity 0.1 -duty 0.5

set_propagated_clock	objects
objects	A list of clocks, ports or pins.

The set\_propagated\_clock command changes a clock tree from an ideal network that has no delay one that uses calculated or back-annotated gate and interconnect delays. When *objects* is a port or pin, clock delays downstream of the object are used.

set_pvt	[-min] [-max] [-process process] [-voltage voltage] [-temperature temperature] instances
-min	Set the PVT values for max delays.
-max	Set the PVT values for min delays.
-process <i>process</i>	A process value (float).
-voltage <i>voltage</i>	A voltage value (float).
-temperature temperature	A temperature value (float).
instances	A list instances.

The set\_pvt command sets the process, voltage and temperature values used during delay calculation for a specific instance in the design.

set_sense	<pre>[-type clock data] [-positive] [-negative] [-pulse pulse_type] [-stop_propagation] [-clock clocks] pins</pre>
-type clock	Set the sense for clock paths.
-type data	Set the sense for data paths (not supported).
-positive	The clock sense is positive unate.
-negative	The clock sense is negative unate.
-pulse <i>pulse_type</i>	rise_triggered_high_pulse rise_triggered_low_pulse fall_triggered_high_pulse fall_triggered_low_pulse Not supported.

-stop_propagation	Stop propagating clocks at pins.
clocks	A list of clocks to apply the sense.
pins	A list of pins.

The set\_sense command is used to modify the propagation of a clock signal. The clock sense is set with the -positive and -negative flags. Use the -stop\_propagation flag to stop the clock from propagating beyond a pin. The -positive, -negative, -stop\_propagation, and -pulse options are mutually exclusive. If the -clock option is not used the command applies to all clocks that traverse *pins*. The -pulse option is currently not supported.

set_timing_derate	<pre>[-rise] [-fall] [-early] [-late] [-clock] [-data] [-net_delay] [-cell_delay] [-cell_check] derate [objects]</pre>
-rise	Set the derating for rising delays.
-fall	Set the derating for falling delays.
-early	Derate early (min) paths.
-late	Derate late (max) paths.
-clock	Derate paths in the clock network.
-data	Derate data paths.
-net_delay	Derate net (interconnect) delays.
-cell_delay	Derate cell delays.
-cell_check	Derate cell timing check margins.
derate	The derating factor to apply to delays.
objects	A list of instances, library cells, or nets.

The set\_timing\_derate command is used to derate delay calculation results used by the STA. If the - early and -late flags are omitted the both min and max paths are derated. If the -clock and -data flags are not used the derating both clock and data paths are derated.

Use the unset\_timing\_derate command to remove all derating factors.

set_resistance	[-max] [-min] resistance nets
-min	The resistance for minimum path delay calculation.
-max	The resistance for maximum path delay calculation.
resistance	The net resistance.
nets	A list of nets.

set_units	[-capacitance cap_unit]
_	[-resistance res_unit]
	[-time time_unit]
	[-voltage voltage_unit]
	[-current current_unit]
	[-power <i>power_unit</i> ]
	[-distance distance_unit]
-capacitance cap_unit	The capacitance scale factor followed by 'f'.
	The marketones and Seaton Callored by John L
-resistance res_unit	The resistance scale factor followed by 'ohm'.
-time time_unit	The time scale factor followed by 's'.
-time time_unit	The time scale ractor rottowed by S.
-voltage voltage_unit	The voltage scale factor followed by 'v'.
vottago vottago_amit	The verrage cours races received by vi
-current current_unit	The current scale factor followed by 'A'.
_	,
-power power_unit	The power scale factor followed by 'w'.

The set\_units command is used to **check** the units used by the STA command interpreter when parsing commands and reporting results. If the current units differ from the set\_unit value a warning is printed. Use the set\_cmd\_units command to change the command units.

Units are specified as a scale factor followed by a unit name. The scale factors are as follows.

```
M 1E+6
k 1E+3
m 1E-3
u 1E-6
```

n 1E-9

p 1E-12 f 1E-15

An example of the set\_units command is shown below.

set\_units -time ns -capacitance pF -current mA -voltage V -resistance kOhm

set\_wire\_load\_min\_block\_si size
ze

The set\_wire\_load\_min\_block\_size command is not supported.

The set\_wire\_load\_mode command is ignored during timing but is included in SDC files that are written.

set_wire_load_model	-name model_name [-library library] [-max] [-min] [objects]
-name <i>model_name</i>	The name of a wire load model.
-library <i>library</i>	Library to look for model_name.
-max	The wire load model is for maximum path delays.
-min	The wire load model is for minimum path delays.
objects	Not supported.

Library to look for group\_name.

-max

The wire load selection is for maximum path delays.

-min

The wire load selection is for minimum path delays.

group\_name

A wire load selection group name.

Objects

Not supported.

The set\_wire\_load\_selection\_group command is parsed but not supported.

suppress_msg	msg_ids
msg_ids	A list of error/warning message IDs to suppress.

The suppress\_msg command suppresses specified error/warning messages by ID. The list of message IDs can be found in *doc/messages.txt*.

unset_case_analysis	port_or_pin_list
port_or_pin_list	A list of ports or pins.

The unset\_case\_analysis command removes the constant values defined by the set\_case\_analysis command.

unset_clock_latency	[-source] objects
-source	Specifies source clock latency (clock insertion delay).
objects	A list of clocks, pins or ports.

The unset\_clock\_latency command removes the clock latency set with the set\_clock\_latency command.

unset_clock_transition	clocks
clocks	A list of clocks.

The unset\_clock\_transition command removes the clock transition set with the set\_clock\_transition command.

unset\_clock\_uncertaint [-from|-rise\_from|-fall\_from from\_clock] [-to|-rise\_to|-fall\_to to\_clock] У [-rise] [-fall] [-setup] [-hold] [objects] -from from\_clock -to to\_clock The uncertainty is for the rising edge of the clock. -rise The uncertainty is for the falling edge of the clock. -fall uncertainty is the setup check uncertainty. -setup -hold uncertainty is the hold uncertainty. uncertainty Clock uncertainty. objects A list of clocks, ports or pins.

The unset\_clock\_uncertainty command removes clock uncertainty defined with the set\_clock\_uncertainty command.

unset_data_check	<pre>[-from -rise_from -fall_from from_object] [-to -rise_to -fall_to to_object] [-setup] [-hold] [-clock clock]</pre>
-from <i>from_object</i>	A pin used as the timing check reference.
-to to_object	A pin that the setup/hold check is applied to.
-setup	Add a setup timing check.
-hold	Add a hold timing check.
clock	The setup/hold check clock.

The unset\_clock\_transition command removes a setup or hold check defined by the set\_data\_check command.

objects

The unset\_disable\_inferred\_clock\_gating command removes a previous set\_disable\_inferred\_clock\_gating command.

unset_disable_timing	[-from from_port] [-to to_port] objects
from_port	
to_port	
objects	A list of instances, ports, pins, cells or [library/]cell/port.

The unset\_disable\_timing command is used to remove the effect of previous  $set_disable_timing$  commands.

unset_input_delay	[-rise] [-fall] [-max] [-min] [-clock clock] [-clock_fall] port_pin_list
-rise	Unset the arrival time for the rising edge of the input.
-fall	Unset the arrival time for the falling edge of the input.
-max	Unset the minimum arrival time.
-min	Unset the maximum arrival time.
clock	Unset the arrival time from clock.
-clock_fall	Unset the arrival time from the falling edge of <i>clock</i>
pin_port_list	A list of pins or ports.

The unset\_input\_delay command removes a previously defined set\_input\_delay.

unset_output_delay	[-rise] [-fall] [-max] [-min] [-clock clock] [-clock_fall] port_pin_list
-rise	This is the arrival time for the rising edge of the input.
-fall	This is the arrival time for the falling edge of the input.
-max	This is the minimum arrival time.
-min	This is the maximum arrival time.
clock	The arrival time is from this clock.
-clock_fall	The arrival time is from the falling edge of clock
pin_port_list	A list of pins or ports.

The unset\_output\_delay command a previously defined set\_output\_delay.

unset_path_exceptions	<pre>[-setup] [-hold] [-rise] [-fall] [-favorante</pre>
-setup	Unset path exceptions for setup checks.
-hold	Unset path exceptions for hold checks.
-rise	Unset path exceptions for rising path edges.
-fall	Unset path exceptions for falling path edges.
-from <i>from</i>	A list of clocks, instances, ports or pins.
-through <i>through</i>	A list of instances, pins or nets.
-to <i>to</i>	A list of clocks, instances, ports or pins.

The unset\_path\_exceptions command removes any matching set\_false\_path, set\_multicycle\_path, set\_max\_delay, and set\_min\_delay exceptions.

Remove a previous set\_propagated\_clock command.

```
unset_timing_derate
```

Remove all derating factors set with the set\_timing\_derate command.

unsuppress_msg	msg_ids
msg_ids	A list of error/warning message IDs to unsuppress.

The unsuppress\_msg command removes suppressions for the specified error/warning messages by ID. The list of message IDs can be found in doc/messages .txt.

```
user_run_time
```

Returns the total user cpu run time in seconds as a float.

with_output_to_variabl e	var { commands }
var	The name of a variable to save the output of <i>commands</i> to.
commands	TCL commands that the output will be redirected from.

The with\_output\_to\_variable command redirects the output of TCL commands to a variable.

write_path_spice	-path_args <i>path_args</i>
	-spice_directory spice_directory
	-lib_subckt_file <i>lib_subckts_file</i>
	-model_file <i>model_file</i>
	-power <i>power</i>
	-ground <i>ground</i>
	[-simulator hspice ngspice xyce]
path_args	-from -through -to arguments as in report_checks.

spice_directory	Directory for spice to write output files.
lib_subckts_file	Cell transistor level subckts.
model_file	Transistor model definitions .included by <code>spice_file</code> .
power	Voltage supply name in voltage_map of the default liberty library.
ground	Ground supply name in <i>voltage_map</i> of the default liberty library.
-simulator	Simulator that will read the spice netlist.

The write\_path\_spice command writes a spice netlist for timing paths. Use path\_args to specify -from/-through/-to as arguments to the find\_timing\_paths command. For each path, a spice netlist and the subckts referenced by the path are written in spice\_directory. The spice netlist is written in path\_<id>.sp and subckt file is path\_<id>.subckt.

The spice netlists used by the path are written to  $subckt\_file$ , which spice\_file .includes. The device models used by the spice subckt netlists in  $model\_file$  are also .included in spice\_file. Power and ground names are specified with the -power and -ground arguments. The spice netlist includes a piecewise linear voltage source at the input and .measure statement for each gate delay and pin slew.

### Example command:

```
write_path_spice -path_args {-from "in0" -to "out1" -unconstrained} \
    -spice_directory $result_dir \
    -lib_subckt_file "write_spice1.subckt" \
    -model_file "write_spice1.models" \
    -power VDD -ground VSS
```

When the simulator is hspice, .measure statements will be added to the spice netlist.

When the simulator is Xyce, the .print statement selects the CSV format and writes the waveform data to a file name path\_<id>.csv so the results can be used by gnuplot.

write_sdc	[-digits digits] [-gzip] [-no_timestamp] filename
digits	The number of digits after the decimal point to report. The default is 4.
-gzip	Compress the SDC with gzip.
-no_timestamp	Do not include a time and date in the SDC file.
filename	The name of the file to write the constraints to.

Write the constraints for the design in SDC format to filename.

write_sdf	<pre>[-corner corner] [-divider / .] [-include_typ] [-digits digits] [-gzip] [-no_timestamp] [-no_version] filename</pre>
corner	Write delays for <i>corner</i> .
-divider	Divider to use between hierarchy levels in pin and instance names.
-include_typ	Include a 'typ' value in the SDF triple that is the average of min and max delays to satisfy some Verilog simulators that require three values in the delay triples.
-digits <i>digits</i>	The number of digits after the decimal point to report. The default is 4.
-gzip	Compress the SDF using gzip.
-no_timestamp	Do not write a DATE statement.
-no_version	Do not write a VERSION statement.
filename	The SDF filename to write.

Write the delay calculation delays for the design in SDF format to <code>filename</code>. If -corner is not specified the min/max delays are across all corners. With -corner the min/max delays for <code>corner</code> are written. The SDF <code>TIMESCALE</code> is same as the <code>time\_unit</code> in the first liberty file read.

[-library_name <i>lib_name</i> ]
[-cell_name <i>cell_name</i> ]
[-corner corner]
filename
The name to use for the liberty library. Defaults to cell_name.
The name to use for the liberty cell. Defaults to the top level module name.
The process corner to use for extracting the model.
The process corner to use for extracting the model.
Filename for the liberty timing model.

The write\_timing\_model command constructs a liberty timing model for the current design and writes it to filename. cell\_name defaults to the cell name of the top level block in the design.

The SDC used to extract the block should include the clock definitions. If the block contains a clock network set\_propagated\_clock should be used so the clock delays are included in the timing model. The following SDC commands are ignored when building the timing model.

```
set_input_delay
set_output_delay
set_load
set_timing_derate
```

Using set\_input\_transition with the slew from the block context will be used will improve the match between the timing model and the block netlist. Paths defined on clocks that are defined on internal pins are ignored because the model has no way to include the clock definition.

The resulting timing model can be used in a hierarchical timing flow as a replacement for the block to speed up timing analysis. This hierarchical timing methodology does not handle timing exceptions that originate or terminate inside the block. The timing model includes:

```
combinational paths between inputs and outputs setup and hold timing constraints on inputs clock to output timing paths
```

Resistance of long wires on inputs and outputs of the block cannot be modeled in Liberty. To reduce inaccuracies from wire resistance in technologies with resistive wires place buffers on inputs and ouputs.

The extracted timing model setup/hold checks are scalar (no input slew dependence). Delay timing arcs are load dependent but do not include input slew dependency.

write_verilog -sort	<pre>[-sort] [-include_pwr_gnd] [-remove_cells lib_cells] filename Sort the instances in the netlist.</pre>
-include_pwr_gnd	Include power and ground pins on instances.
-remove_cells lib_cells	Liberty cells to remove from the verilog netlist. Use get_lib_cells, a list of cells names, or a cell name with wildcards.
filename	Filename for the liberty library.

The write\_verilog command writes a verilog netlist to *filename*. Use -sort to sort the instances so the results are reproducible across operating systems. Use -remove\_cells to remove instances of *lib\_cells* from the netlist.

# **Filter Expressions**

The get\_cells, get\_pins, get\_ports and get\_timing\_edges functions support filtering the returned objects by property values. Supported filter expressions are shown below.

property	Return objects with <i>property</i> value equal to 1.
property==value	Return objects with <i>property</i> value equal to value.
property=~pattern	Return objects with <i>property</i> value that matches <i>pattern</i> .
property!=value	Return objects with <i>property</i> value not equal to value.
property!~value	Return objects with <i>property</i> value that does not match pattern.
expr1&&expr2	Return objects with <i>expr1</i> and <i>expr2</i> . <i>expr1</i> and <i>expr2</i> are one of the first three property value forms shown above.
expr1  expr2	Return objects with <i>expr1</i> or <i>expr2</i> . <i>expr1</i> and <i>expr2</i> are one of the first three property value forms shown above.

where *property* is an property supported by the get\_property command. Note that if there are spaces in the expression it must be enclosed in quotes so that it is a single argument.

# **Variables**

hierarchy_separator	Any character.

The hierarchy\_separator separates instance names in a hierarchical instance, net, or pin name. The default value is '/'.

```
sta_bidirect_net_paths_enabled 0|1
```

When set to 0, paths from bidirectional (inout) ports back through nets are disabled. When set to 1, paths from bidirectional paths from the net back into the instance are enabled. The default value is 0.

```
sta_continue_on_error 0|1
```

The include and read\_sdc commands stop and report any errors encountered while reading a file unless sta\_continue\_on\_error is 1. The default value is 0.

When the data and clock paths of a timing check overlap (see sta\_crpr\_enabled), pessimism is removed independent of whether of the path rise/fall transitions. When sta\_crpr\_mode is same\_transition, the pessimism is only removed if the path rise/fall transitions are the same. The default value is same\_pin.

### sta\_cond\_default\_arcs\_enabled

0|1

When set to 0, default timing arcs with no condition (Liberty timing arcs with no "when" expression) are disabled if there are other conditional timing arcs between the same pins. The default value is 1.

sta\_crpr\_enabled

0|1

During min/max timing analysis for on\_chip\_variation the data and clock paths may overlap. For a setup check the maximum path delays are used for the data and the minimum path delays are used for the clock. Because the gates cannot simultaneously have minimum and maximum delays the timing check slack is pessimistic. This pessimism is known as Common Reconvergent Pesssimism Removal, or "CRPR". Enabling CRPR slows down the analysis. The default value is 1.

sta\_dynamic\_loop\_breaking

0|1

When sta\_dynamic\_loop\_breaking is 0, combinational logic loops are disabled by disabling a timing arc that closes the loop. When sta\_dynamic\_loop\_breaking is 1, all paths around the loop are reported. The default value is 0.

sta\_gated\_clock\_checks\_enabled

0|1

When sta\_gated\_clock\_checks\_enabled is 1, clock gating setup and hold timing checks are checked. The default value is 1.

sta\_input\_port\_default\_clock

0|1

When sta\_input\_port\_default\_clock is 1 a default input arrival is added for input ports that do not have an arrival time specified with the set\_input\_delay command. The default value is 0.

sta\_internal\_bidirect\_instance\_paths\_enabled

0|1

When set to 0, paths from bidirectional (inout) ports back into the instance are disabled. When set to 1, paths from bidirectional ports back into the instance are enabled. The default value is 0.

sta\_pocv\_enabled

0|1

Enable parametric on chip variation using statistical timing analysis. The default value is 0.

sta\_propagate\_all\_clocks

0|1

All clocks defined after sta\_propagate\_all\_clocks is set to 1 are propagated. If it is set before any clocks are defined it has the same effect as

```
set_propagated_clock [all_clocks]
```

after all clocks have been defined. The default value is 0.

```
sta_propagate_gated_clock_enable 0|1
```

When set to 1, paths of gated clock enables are propagated through the clock gating instances. If the gated clock controls sequential elements setting sta\_propagate\_gated\_clock\_enable to 0 prevents spurious paths from the clock enable. The default value is 1.

```
sta_recovery_removal_checks_enable 0|1
```

When sta\_recovery\_removal\_checks\_enabled is 0, recovery and removal timing checks are disabled. The default value is 1.

```
sta_report_default_digits integer
```

The number of digits to print after a decimal point. The default value is 2.

```
sta_preset_clear_arcs_enabled 0|1
```

When set to 1, paths through asynchronous preset and clear timing arcs are searched. The default value is 0.

# **Alphabetical Index**

	all_clocks	6
all_inputs	6	
all_outputs	6	
all_registers	6	
check_setup	7	
Command Line Arguments	1	
Commands	6	
connect_pin	7	
create_generated_clock	9	
create_voltage_area	10	
current_design	10	
current_instance	10	
define_corners	11	
delete_clock	11	
delete_from_list	11	
delete_generated_clock	11	
delete_instance	11	

delete_net disconnect_pin elapsed_run_time	12 12 12
Example Command Scripts	1
Filter Expressions	80
find_timing_paths	13
get_cells	14 15
get_clocks get_fanin	16
get_fanout	16
get_full_name	17
get_lib_pins	18
get_libs	18
get_name	20
get_nets	19
get_pins	20
get_ports	21
get_property	21
get_timing_edges	24
group_path	25
hierarchy_separator	80
include	26
link_design	26
make_instance	26
make_net	27
Power Analysis	2
read_liberty	27
read_saif	28
read_sdc	28
read_sdf	28
read_spef	29
read_vcd	31
read_verilog	31
redirection	4
replace_activity_annotation	31
replace_cell	31
report_annotated_check	32
report_annotated_delay	33
report_check_types	36
report_checks	34
report_clock_latency	37
report_clock_min_period	38
report_clock_properties	38
report_clock_skew report_dcalc	38 39
report_disabled_edges	39
report_edges	39
report_instance	40
report_lib_cell	40
report_net	40
report_parasitic_annotation	40
report_parasitic_armotation report_power	41
report_power report_pulse_width_checks	41
report_slews	42
. 555.1_5.5.15	72

report_tns	42
report_units	42
report_wns	43
report_worst_slack	43
set_assigned_check	43
set_assigned_delay	44
	45
set_assigned_transition	
set_case_analysis	46
set_clock_gating_check	46
set_clock_groups	47
set_clock_latency	47
set_clock_transition	48
set_clock_uncertainty	49
set_cmd_units	50
set_data_check	51
set_disable_inferred_clock_gating	51
set_disable_timing	51
set_drive	52
set_driving_cell	53
set_false_path	54
	55
set_fanout_load	
set_hierarchy_separator	55
set_ideal_latency	55
set_ideal_network	55
set_ideal_transition	55
set_input_delay	55
set_input_transition	57
set_level_shifter_strategy	57
set_level_shifter_threshold	57
set_load	57
set_logic_dc	58
set_logic_one	58
set_logic_zero	59
set max area	59
set_max_capacitance	59
·	
set_max_delay	59
set_max_dynamic_power	60
set_max_fanout	60
set_max_leakage_power	60
set_max_time_borrow	60
set_max_transition	61
set_min_capacitance	61
set_min_delay	62
set_min_pulse_width	62
set_multicycle_path	63
set_operating_conditions	64
set_output_delay	65
set_port_fanout_number	66
set_power_activity	66
set_propagated_clock	67
set_pvt	67
·	69
set_resistance	
set_sense	68
set_timing_derate	69

set_units	70
set_wire_load_min_block_size	71
set_wire_load_mode	71
set_wire_load_model	71
set_wire_load_selection_group	71
SPEF	30
sta_bidirect_net_paths_enabled	80
sta_cond_default_arcs_enabled	81
sta_continue_on_error	80
sta_crpr_enabled	81
sta_crpr_mode	81
sta_dynamic_loop_breaking	81
sta_gated_clock_checks_enabled	81
<del>-</del>	
sta_input_port_default_clock	81
sta_internal_bidirect_instance_paths_enabled	81
sta_pocv_enabled	82
sta_preset_clear_arcs_enabled	82
sta_propagate_all_clocks	82
sta_propagate_gated_clock_enable	82
sta_recovery_removal_checks_enabled	82
sta_report_default_digits	82
suppress_msg	72
TCL Interpreter	3
	2
Timing Analysis using SDF	
Timing Analysis with Multiple Process Corners	2
unset_case_analysis	72
unset_clock_latency	72
unset_clock_transition	72
unset_clock_uncertainty	73
unset_data_check	73
unset_disable_inferred_clock_gating	74
unset_disable_timing	74
unset_input_delay	74
unset_output_delay	75
unset_path_exceptions	75
unset_propagated_clock	76
unset_timing_derate	76
unsuppress_msg	76
user_run_time	76
Variables	80
verilog netlist	31
with_output_to_variable	76
write_path_spice	77
write sdc	77
write sdf	78
write_timing_model	78
write_verilog	79
witto_verilog	13

Version 2.6.0, Sep 23, 2024 Copyright (c) 2024, Parallax Software, Inc. This program is free software: you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation, either version 3 of the License, or (at your option) any later version.

This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details.

You should have received a copy of the GNU General Public License along with this program. If not, see <a href="https://www.gnu.org/licenses/">https://www.gnu.org/licenses/</a>>.