



Name: Faisal Ahmed, Roll: 1607048

Circuit Design


X-OR Gate




True Compliant or One Zero Circuit




Step 1




Step 2




Step 3




Step 4




Step 5




Step 6



Step 7




Step 8




Output Analysis: A=4 and B=8


Step 0: S1=0, S0=0, Cin=0




Step 1: S1=0, S0=0, Cin=1




Step 2: S1=0, S0=1, Cin=0




Step 3: S1=0, S0=1, Cin=1




Step 4: $S1=1, S0=0, Cin=0$



Step 5: $S1=1, S0=0, Cin=1$



Step 6: S1=1, S0=1, Cin=0



Step 7: S1=1, S0=1, Cin=1

