```
1. b.c
                        # $2ero 只读不可写、能被任何影整陈.
2. A
                         #$5p すめかいか2. スー造みか4.
 3. a.
                                           b.c 包含在Q里面
                               Zero extension d ones extension \partial \overline{\partial} E sign extension \underline{I}.

# \underline{\mathcal{I}} \underline{\partial} A - \underline{\partial} A \underline{\partial} A overflow, (): |||| + 000| = 0000

b) = -8 C) = 0 a) ok. d) = 8 (-8 ~7)
4. a, b, c
5, came overflow?
    D
6. 16
                216 & instruction => 218 bytes.
7. B
                  opcode6-155-its-imm16
singed (6 bit [-2"~215-1] 216个数 => 216 instruction => 218 byte
                & brunch & i-type
 8. D 738
  9. high-2
                           10. 256 B
                    nemory = (024 B. ) instruction = \frac{1034B}{4B} = 256 \Rightarrow log_2(256) = 8
32-6it = 4B.
   11. 8 bits
  12, X; 16
        if n bits number -> shift register take n clock cycles
                                    load rojister take I clock cycles.
                                #slt ds t ==> if s<t:
  13, 13 bye
                                                       d) \
               a) \vee b) \times c) \times
                                                         Abne 和 beg, 条件相反.
```

Ь. 14,

7-FAYUM1-6

3-1 Mux A = + 1 3= 2+1

4-1 Mux 用 :4=2+2

5-1 Mux : 5= 2+2+1


6-1 mm = 6=4+2

it. Matal 1

0xi'de $\frac{3}{}$

18. 略

19. Package Til



写二个模帐. (;;

1.
$$A' = 10 \implies minus$$
.

0000 0000

 $A' = 0111 0000$
 $A' = 0011 1000$
 $A' = 1001$

2.
$$A' = 11 \Rightarrow \text{shift}$$

 $P >>> 1 = 0001 1100$
 $A' >>> 1 = |1100$

3.
$$A' = 01$$
 add
 $0001 1100$
 $f(001)$
 $P = (000 100)$
 $P > > > = (101 0110)$
 $A' > > > = (1110)$

b)
$$r_2 = PC$$

(c)

1 i) D

[0001] 11101 60010

[1111...11]

(w, \$10, -1(\$sp))

•

2. a)
$$4sp := 4sp + 4(1mm)$$

0 0 × 0 0

1 10 1 0

b) $4ra := pc + 1000$

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 0 × 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0 0

0 0 × 0 0

faret: 1:

32 - bit instruction register which can decode the input wessage into speodl. rs, rt, rd, and imm

J. i: imm
0: opcode

input [7:0] a; -> address

answer: create a 256 * 4 bit RAM with synchronous enable with synchronous enable with one-bit wire signal write or read

e = enable W= write/ read'

point F

1. a) sra \$50, \$50, 3

b) xovi \$a0,\$a0,-1

C) # Q (vad 指令 Lb \$to, 0(\$8P)

jr \$zero

j 0

j-type 高六位无法改