GigaDevice Semiconductor Inc.

GD32F330xx ARM® Cortex®-M4 32-bit MCU

Datasheet



Table of Contents

T	able o	of Contents	1
L	ist of	Figures	3
L	ist of	Tables	4
1	Ge	neral description	6
2		vice overview	
_	2.1	Device information	
	2.2	Block diagram	
	2.3	Pinouts and pin assignment	9
	2.4	Memory map	. 12
	2.5	Clock tree	. 14
	2.6	Pin definitions	. 15
	2.6.		
	2.6.	2 GD32F330Cx LQFP48 pin definitions	. 18
	2.6.	3 GD32F330Kx QFN32 pin definitions	. 21
	2.6.	4 GD32F330Gx QFN28 pin definitions	. 24
	2.6.	5 GD32F330Fx TSSOP20 pin definitions	. 26
	2.6.	6 GD32F330xx pin alternate functions	. 28
3	Fu	nctional description	32
	3.1	ARM® Cortex®-M4 core	. 32
	3.2	On-chip memory	. 32
	3.3	Clock, reset and supply management	. 33
	3.4	Boot modes	. 33
	3.5	Power saving modes	. 34
	3.6	Analog to digital converter (ADC)	. 34
	3.7	DMA	. 35
	3.8	General-purpose inputs/outputs (GPIOs)	. 35
	3.9	Timers and PWM generation	
	3.10	Real time clock (RTC)	
	3.11	Inter-integrated circuit (I2C)	
	3.12	Serial peripheral interface (SPI)	
	3.13	Universal synchronous asynchronous receiver transmitter (USART)	. 38



	3.14	Debug mode	38
	3.15	Package and operation temperature	38
4	Ele	ctrical characteristics	39
	4.1	Absolute maximum ratings	39
	4.2	Operating conditions characteristics	39
	4.3	Power consumption	41
	4.4	EMC characteristics	47
	4.5	Power supply supervisor characteristics	48
	4.6	Electrical sensitivity	49
	4.7	External clock characteristics	49
	4.8	Internal clock characteristics	51
	4.9	PLL characteristics	52
	4.10	Memory characteristics	53
	4.11	NRST pin characteristics	53
	4.12	GPIO characteristics	54
	4.13	ADC characteristics	55
	4.14	Temperature sensor characteristics	57
	4.15	I2C characteristics	57
	4.16	SPI characteristics	58
	4.17	USART characteristics	59
	4.18	TIMER characteristics	59
	4.19	WDGT characteristics	59
	4.20	Parameter conditions	60
5	Pac	kage information	61
	5.1	LQFP64 package outline dimensions	61
	5.2	LQFP48 package outline dimensions	63
	5.3	QFN32 package outline dimensions	64
	5.4	QFN28 package outline dimensions	65
	5.5	TSSOP20 package outline dimensions	66
6	Ord	dering information	67
7	Rev	vision history	68



List of Figures

Figure 2-1. GD32F330xx block diagram	8
Figure 2-2. GD32F330Rx LQFP64 pinouts	
Figure 2-3. GD32F330Cx LQFP48 pinouts	
Figure 2-4. GD32F330Kx QFN32 pinouts	10
Figure 2-5. GD32F330Gx QFN28 pinouts	10
Figure 2-6. GD32F330Fx TSSOP20 pinouts	
Figure 2-7. GD32F330xx clock tree	14
Figure 4-1. Recommended power supply decoupling capacitors (1) (2)	39
Figure 4-2. Typical supply current consumption in Run mode	45
Figure 4-3. Typical supply current consumption in Sleep mode	46
Figure 4-4. Recommended external NRST pin circuit	54
Figure 4-5. I/O port AC characteristics definition	
Figure 5-1. LQFP64 package outline	61
Figure 5-2. LQFP48 package outline	63
Figure 5-3. QEN32 package outline	64
Figure 5-4. QFN28 package outline	65
Figure 5-5. TSSOP20 package outline	66



List of Tables

Table 2-1. GD32F330xx devices features and peripheral list	7
Table 2-2. GD32F330xx memory map	12
Table 2-3. GD32F330Rx LQFP64 pin definitions	15
Table 2-4. GD32F330Cx LQFP48 pin definitions	18
Table 2-5. GD32F330Kx QFP32 pin definitions	21
Table 2-6. GD32F330Gx QFN28 pin definitions	24
Table 2-7. GD32F330Fx TSSOP20 pin definitions	26
Table 2-8. Port A alternate functions summary	28
Table 2-9. Port B alternate functions summary	29
Table 2-10. Port C alternate functions summary	30
Table 2-11. Port D alternate functions summary	30
Table 2-12. Port F alternate functions summary	31
Table 4-1. Absolute maximum ratings ^{(1) (4)}	39
Table 4-2. DC operating conditions	39
Table 4-3. Clock frequency	40
Table 4-4. Operating conditions at Power up/ Power down ⁽¹⁾	40
Table 4-5. Start-up timings of Operating conditions(1)(2)(3)	40
Table 4-6. Power saving mode wakeup timings characteristics(1) (2)	40
Table 4-7.Power consumption characteristics(1) (2) (3) (3) (4) (5)	41
Table 4-8. Peripheral current consumption characteristics (1)	46
Table 4-9. EMS characteristics ⁽¹⁾	47
Table 4-10. Power supply supervisor characteristics	48
Table 4-11. ESD characteristics (1)	49
Table 4-12. Static latch-up characteristics (1)	49
Table 4-13. High speed external clock (HXTAL) generated from a crystal/ceramic characteristics	49
Table 4-14. High speed external user clock characteristics (HXTAL in bypass mode)	49
Table 4-15. Low speed external clock (LXTAL) generated from a crystal/ceramic characteristics	50
Table 4-16. Low speed external user clock characteristics (LXTAL in bypass mode)	50
Table 4-17. High speed internal clock (IRC8M) characteristics	51
Table 4-18. Low speed internal clock (IRC40K) characteristics	51
Table 4-19. High speed internal clock (IRC28M) characteristics	
Table 4-20. High speed internal clock (IRC48M) characteristics	52
Table 4-21. PLL characteristics	
Table 4-22 Flash memory characteristics	53
Table 4-23. NRST pin characteristics	53
Table 4-24. I/O port DC characteristics	
Table 4-25. I/O port AC characteristics (1) (2)	55
Table 4-26. ADC characteristics	55
Table 4-27. ADC R _{AIN} max for f _{ADC} = 40 MHz ⁽¹⁾	56
Table 4-28 ADC dynamic accuracy at f = 28 MHz (1)	56






Table 4-29. ADC dynamic accuracy at f _{ADC} = 30 MHz ⁽¹⁾	57
Table 4-30.ADC dynamic accuracy at f _{ADC} = 36 MHz ⁽¹⁾	57
Table 4-31. ADC static accuracy at f _{ADC} = 14 MHz ⁽¹⁾	57
Table 4-32. Temperature sensor characteristics (1)	57
Table 4-33. I2C characteristics (1) (2) (3)	57
Table 4-34. Standard SPI characteristics (1)	58
Table 4-35. USART characteristics (1)	59
Table 4-36. TIMER characteristics (1)	59
Table 4-37. FWDGT min/max timeout period at 40 kHz (IRC40K) (1)	
Table 4-38. WWDGT min-max timeout value at 84 MHz (f _{PCLK1}) (1)	60
Table 5-1. LQFP64 package dimensions	61
Table 5-2. LQFP48 package dimensions	63
Table 5-3. QFN32 package dimensions	
Table 5-4. QFN28 package dimensions	
Table 5-5. TSSOP20 package dimensions	66
Table 6-1. Part ordering code for GD32F330xx devices	
Table 7-1. Revision history	



1 General description

The GD32F330xx device belongs to the value line of GD32 MCU family. It is a new 32-bit general-purpose microcontroller based on the ARM® Cortex®-M4 RISC core with best cost-performance ratio in terms of enhanced processing capacity, reduced power consumption and peripheral set. The Cortex®-M4 core features implement a full set of DSP instructions to address digital signal control markets that demand an efficient, easy-to-use blend of control and signal processing capabilities. It also provides a powerful trace technology for enhanced application security and advanced debug support.

The GD32F330xx device incorporates the ARM® Cortex®-M4 32-bit processor core operating at 84 MHz frequency with Flash accesses zero wait states to obtain maximum efficiency. It provides up to 128 KB on-chip Flash memory and up to 16 KB SRAM memory. An extensive range of enhanced I/Os and peripherals connected to two APB buses. The devices offer one 12-bit ADC, up to five general 16-bit timers, a general 32-bit timer, a PWM advanced timer, as well as standard and advanced communication interfaces: up to two SPIs, two I2Cs, two USARTs.

The device operates from a 2.6 to 3.6 V power supply and available in -40 to +85 °C temperature range. Several power saving modes provide the flexibility for maximum optimization between wakeup latency and power consumption, an especially important consideration in low power applications.

The above features make the GD32F330xx devices suitable for a wide range of applications, especially in areas such as industrial control, motor drives, user interface, power monitor and alarm systems, consumer and handheld equipment, gaming and GPS, E-bike and so on.





2 Device overview

2.1 Device information


Table 2-1. GD32F330xx devices features and peripheral list

								GD:	32F33	30xx						
Part Number		F4	F6	F8	G4	G6	G8	K4	K6	K8	C4	C6	C8	СВ	R8	RB
	Code area (KB)	16	32	64	16	32	64	16	32	64	16	32	64	64	64	64
Flash	Data area (KB)	0	0	0	0	0	0	0	0	0	0	0	0	64	0	64
	Total (KB)	16	32	64	16	32	64	16	32	64	16	32	64	128	64	128
,	SRAM (KB)	4	4	8	4	4	8	4	4	8	4	4	8	16	16	16
	General timer	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	(32-bit)	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)
	General timer	4	4	4	4	4	5	4	4	5	4	4	5	5	5	5
	(16-bit)	(2,13,15,16)	(2,13,15,16)	(2,13,15,16)	(2,13,15,16)	(2,13,15,16)	(2,13-16)	(2,13,15,16)	(2,13,15,16)	(2,13-16)	(2,13,15,16)	(2,13,15,16)	(2,13-16)	(2,13-16)	(2,13-16)	(2,13-16)
Timers	Advanced	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
ᆵ	timer (16-bit)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)
	SysTick	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Watchdog	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2
	RTC	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	USART	1	2	2	1	2	2	1	2	2	1	2	2	2	2	2
Ϊŧ		(0)	(0-1)	(0-1)	(0)	(0-1)	(0-1)	(0)	(0-1)	(0-1)	(0)	(0-1)	(0-1)	(0-1)	(0-1)	(0-1)
Connectivity	I2C	1	1	2	1	1	2	1	1	2	1	1	2	2	2	2
nne	120	(0)	(0)	(0-1)	(0)	(0)	(0-1)	(0)	(0)	(0-1)	(0)	(0)	(0-1)	(0-1)	(0-1)	(0-1)
ပိ	CD!	1	1	2	1	1	2	1	1	2	1	1	2	2	2	2
	SPI	(0)	(0)	(0-1)	(0)	(0)	(0-1)	(0)	(0)	(0-1)	(0)	(0)	(0-1)	(0-1)	(0-1)	(0-1)
	GPIO	15	15	15	23	23	23	27	27	27	39	39	39	39	55	55
	EXTI	16	16	16	16	16	16	16	16	16	16	16	16	16	16	16
	Units	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
ADC	Channels (External)	9	9	9	10	10	10	10	10	10	10	10	10	10	16	16
1	Channels (Internal)	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3
	Package	TS	SOP	20	C	QFN2	8	C	QFN3:	2		LQF	P48		LQF	P64



2.2 Block diagram

Figure 2-1. GD32F330xx block diagram





2.3 Pinouts and pin assignment

Figure 2-2. GD32F330Rx LQFP64 pinouts




Figure 2-3. GD32F330Cx LQFP48 pinouts






Figure 2-4. GD32F330Kx QFN32 pinouts




Figure 2-5. GD32F330Gx QFN28 pinouts







Figure 2-6. GD32F330Fx TSSOP20 pinouts






2.4 Memory map

Table 2-2. GD32F330xx memory map

Pre-defined	Dua	Address	Porinh arala
Regions	Bus	Address	Peripherals
		0xE000 0000 - 0xE00F FFFF	Cortex-M4 internal peripherals
External Device		0xA000 0000 - 0xDFFF FFFF	Reserved
External RAM		0x6000 0000 - 0x9FFF FFFF	Reserved
	AHB1	0x5004 0000 - 0x5FFF FFFF	Reserved
	AHBT	0x5000 0000 - 0x5003 FFFF	Reserved
		0x4800 1800 - 0x4FFF FFFF	Reserved
		0x4800 1400 - 0x4800 17FF	GPIOF
		0x4800 1000 - 0x4800 13FF	Reserved
	AHB2	0x4800 0C00 - 0x4800 0FFF	GPIOD
		0x4800 0800 - 0x4800 0BFF	GPIOC
		0x4800 0400 - 0x4800 07FF	GPIOB
		0x4800 0000 - 0x4800 03FF	GPIOA
		0x4002 4400 - 0x47FF FFFF	Reserved
		0x4002 4000 - 0x4002 43FF	Reserved
		0x4002 3400 - 0x4002 3FFF	Reserved
		0x4002 3000 - 0x4002 33FF	CRC
		0x4002 2400 - 0x4002 2FFF	Reserved
	AHB1	0x4002 2000 - 0x4002 23FF	FMC
		0x4002 1400 - 0x4002 1FFF	Reserved
5		0x4002 1000 - 0x4002 13FF	RCU
Peripherals		0x4002 0400 - 0x4002 0FFF	Reserved
		0x4002 0000 - 0x4002 03FF	DMA
		0x4001 8000 - 0x4001 FFFF	Reserved
		0x4001 5C00 - 0x4001 7FFF	Reserved
		0x4001 4C00 - 0x4001 5BFF	Reserved
		0x4001 4800 - 0x4001 4BFF	TIMER16
		0x4001 4400 - 0x4001 47FF	TIMER15
		0x4001 4000 - 0x4001 43FF	TIMER14
		0x4001 3C00 - 0x4001 3FFF	Reserved
	APB2	0x4001 3800 - 0x4001 3BFF	USART0
		0x4001 3400 - 0x4001 37FF	Reserved
		0x4001 3000 - 0x4001 33FF	SPI0
		0x4001 2C00 - 0x4001 2FFF	TIMER0
		0x4001 2800 - 0x4001 2BFF	Reserved
		0x4001 2400 - 0x4001 27FF	ADC
		0x4001 0800 - 0x4001 23FF	Reserved
		0x4001 0400 - 0x4001 07FF	EXTI






Pre-defined Regions			,	ODOZI OOOXX Datasrice		
0x4000 CC00 - 0x4000 FFFF		Bus	Address	Peripherals		
0x4000 C800 - 0x4000 CBFF			0x4001 0000 - 0x4001 03FF	SYSCFG		
0x4000 C400 - 0x4000 C7FF Reserved			0x4000 CC00 - 0x4000 FFFF	Reserved		
0x4000 C000 - 0x4000 C3FF Reserved			0x4000 C800 - 0x4000 CBFF	стс		
0x4000 8000 - 0x4000 BFFF Reserved			0x4000 C400 - 0x4000 C7FF	Reserved		
0x4000 7C00 - 0x4000 7FFF Reserved 0x4000 7800 - 0x4000 7BFF Reserved 0x4000 7400 - 0x4000 7FFF Reserved 0x4000 7400 - 0x4000 7FFF Reserved 0x4000 6000 - 0x4000 6FFF Reserved 0x4000 6000 - 0x4000 6FFF Reserved 0x4000 5C00 - 0x4000 5FFF Reserved 0x4000 5000 - 0x4000 5FFF Reserved 0x4000 5400 - 0x4000 5FFF Reserved 0x4000 5400 - 0x4000 5FFF Reserved 0x4000 5400 - 0x4000 5FFF Reserved 0x4000 3400 - 0x4000 5FFF Reserved 0x4000 3400 - 0x4000 5FFF Reserved 0x4000 3400 - 0x4000 3FFF Reserved 0x4000 3000 - 0x4000 3FFF Reserved 0x4000 2C00 - 0x4000 2FFF RESERVED 0x4000 2C00 - 0x4000 2FFF RESERVED 0x4000 2000 - 0x4000 2FFF RESERVED 0x4000 2000 - 0x4000 2FFF RESERVED 0x4000 1000 - 0x4000 1FFF RESERVED 0x4000 1000 - 0x4000 1FFF RESERVED 0x4000 0000 - 0x4000 0FFF RESERVED 0x1FFF FCO0 - 0x1FFF FFFF RESERVED 0x1FFF FCO0 - 0x1FFF FFFF System memory 0x0800 0000 - 0x1FFF FFFF System memory 0x0800 0000 - 0x0801 FFFF Main Flash memory 0x0800 0000 - 0x0801 FFFF Main Flash memory			0x4000 C000 - 0x4000 C3FF	Reserved		
0x4000 7800 - 0x4000 7BFF Reserved 0x4000 7400 - 0x4000 77FF Reserved 0x4000 7000 - 0x4000 73FF PMU 0x4000 6400 - 0x4000 6FFF Reserved 0x4000 6000 - 0x4000 6FFF Reserved 0x4000 5000 - 0x4000 5FFF Reserved 0x4000 5800 - 0x4000 5FFF Reserved 0x4000 5400 - 0x4000 5FFF Reserved 0x4000 5400 - 0x4000 5FFF Reserved 0x4000 3400 - 0x4000 5FFF Reserved 0x4000 4400 - 0x4000 5FFF Reserved 0x4000 3400 - 0x4000 5FFF Reserved 0x4000 3400 - 0x4000 5FFF Reserved 0x4000 3000 - 0x4000 3FFF Reserved 0x4000 3000 - 0x4000 3FFF Reserved 0x4000 3800 - 0x4000 3FFF Reserved 0x4000 3000 - 0x4000 3FFF Reserved 0x4000 2000 - 0x4000 2FFF RESERVED 0x4000 2000 - 0x4000 3FFF RESERVED 0x1FFF FCO0 - 0x1FFF FFFF System memory 0x0802 2000 - 0x1FFF FFFF System memory 0x0802 2000 - 0x1FFF FFFF RESERVED 0x1FFF ECO0 - 0x1FFF FFFF System memory 0x0800 2000 - 0x0801 FFFF RESERVED 0x1FFF ECO0 - 0x1FFF FFFF RESERVED 0x1FFF ECO0 - 0x1FFF FFFF RESERVED 0x1FFF ECO0 - 0x1FFF FFFF RESERVED 0x1FFF FFFF RESERVED 0x1FFF FFFFF RESE			0x4000 8000 - 0x4000 BFFF	Reserved		
0x4000 7400 - 0x4000 77FF Reserved			0x4000 7C00 - 0x4000 7FFF	Reserved		
0x4000 7000 - 0x4000 73FF PMU			0x4000 7800 - 0x4000 7BFF	Reserved		
0x4000 6400 - 0x4000 6FFF Reserved			0x4000 7400 - 0x4000 77FF	Reserved		
0x4000 6000 - 0x4000 63FF Reserved			0x4000 7000 - 0x4000 73FF	PMU		
APB1 APB1 Ox4000 5C00 - 0x4000 5FFF			0x4000 6400 - 0x4000 6FFF	Reserved		
APB1 APB1 0x4000 5800 - 0x4000 58FF			0x4000 6000 - 0x4000 63FF	Reserved		
APB1 0x4000 5400 - 0x4000 57FF I2C0			0x4000 5C00 - 0x4000 5FFF	Reserved		
APB1 0x4000 4800 - 0x4000 53FF Reserved			0x4000 5800 - 0x4000 5BFF	I2C1		
Ox4000 4400 - 0x4000 47FF			0x4000 5400 - 0x4000 57FF	I2C0		
0x4000 4400 - 0x4000 47FF			0x4000 4800 - 0x4000 53FF	Reserved		
0x4000 3C00 - 0x4000 3FFF Reserved 0x4000 3800 - 0x4000 3BFF SPI1 0x4000 3400 - 0x4000 37FF Reserved 0x4000 3000 - 0x4000 37FF Reserved 0x4000 2C00 - 0x4000 2FFF WWDGT 0x4000 2800 - 0x4000 2FFF WWDGT 0x4000 2400 - 0x4000 2FFF Reserved 0x4000 2400 - 0x4000 2FFF Reserved 0x4000 2000 - 0x4000 23FF TIMER13 0x4000 1400 - 0x4000 1FFF Reserved 0x4000 0800 - 0x4000 0FFF Reserved 0x4000 0400 - 0x4000 0FFF Reserved 0x4000 0000 - 0x4000 0FFF Reserved 0x2000 4000 - 0x3FFF FFFF Reserved 0x2000 4000 - 0x3FFF FFFF Reserved 0x1FFF FC00 - 0x1FFF FFFF Reserved 0x1FFF F800 - 0x1FFF FFFF System memory 0x0802 0000 - 0x1FFF EBFF Reserved 0x0800 0000 - 0x0801 FFFF Main Flash memory 0x0010 0000 - 0x07FF FFFF Reserved		APB1	0x4000 4400 - 0x4000 47FF	USART1		
0x4000 3800 - 0x4000 3BFF SPI1 0x4000 3400 - 0x4000 37FF Reserved 0x4000 3000 - 0x4000 33FF FWDGT 0x4000 2C00 - 0x4000 2FFF WWDGT 0x4000 2800 - 0x4000 2BFF RTC 0x4000 2400 - 0x4000 2FF Reserved 0x4000 2000 - 0x4000 23FF TIMER13 0x4000 1400 - 0x4000 1FFF Reserved 0x4000 1000 - 0x4000 13FF Reserved 0x4000 0800 - 0x4000 0FFF Reserved 0x4000 0400 - 0x4000 0FFF TIMER2 0x4000 0000 - 0x4000 0FFF Reserved 0x2000 4000 - 0x3FFF FFFF Reserved 0x2000 0000 - 0x2000 3FFF SRAM 0x1FFF FC00 - 0x1FFF FFFF Reserved 0x1FFF EC00 - 0x1FFF FFFF System memory 0x0802 0000 - 0x0801 FFFF Main Flash memory 0x0800 0000 - 0x0010 0000 - 0x07FF FFFF Reserved			0x4000 4000 - 0x4000 43FF	Reserved		
0x4000 3400 - 0x4000 37FF Reserved			0x4000 3C00 - 0x4000 3FFF	Reserved		
0x4000 3000 - 0x4000 33FF			0x4000 3800 - 0x4000 3BFF	SPI1		
0x4000 2C00 - 0x4000 2FFF WWDGT 0x4000 2800 - 0x4000 2BFF RTC 0x4000 2400 - 0x4000 27FF Reserved 0x4000 2000 - 0x4000 23FF TIMER13 0x4000 1400 - 0x4000 1FFF Reserved 0x4000 1000 - 0x4000 13FF Reserved 0x4000 0800 - 0x4000 0FFF Reserved 0x4000 0400 - 0x4000 07FF TIMER2 0x4000 0000 - 0x4000 03FF TIMER1 SRAM 0x2000 4000 - 0x3FFF FFFF Reserved 0x1FFF FC00 - 0x1FFF FFFF Reserved 0x1FFF F800 - 0x1FFF FBFF Option bytes 0x1FFF EC00 - 0x1FFF FFFF System memory Code 0x0802 0000 - 0x1FFF EBFF Reserved 0x0800 0000 - 0x0801 FFFF Main Flash memory 0x0010 0000 - 0x07FF FFFF Reserved			0x4000 3400 - 0x4000 37FF	Reserved		
0x4000 2800 - 0x4000 2BFF RTC 0x4000 2400 - 0x4000 27FF Reserved 0x4000 2000 - 0x4000 23FF TIMER13 0x4000 1400 - 0x4000 1FFF Reserved 0x4000 1000 - 0x4000 13FF Reserved 0x4000 0800 - 0x4000 0FFF Reserved 0x4000 0400 - 0x4000 07FF TIMER2 0x4000 0000 - 0x4000 03FF TIMER1 SRAM 0x2000 4000 - 0x2000 3FFF Reserved 0x1FFF FC00 - 0x1FFF FFFF Reserved 0x1FFF EC00 - 0x1FFF FFFF System memory Code 0x0802 0000 - 0x1FFF EBFF Reserved 0x0800 0000 - 0x0801 FFFF Main Flash memory 0x0010 0000 - 0x07FF FFFF Reserved			0x4000 3000 - 0x4000 33FF	FWDGT		
0x4000 2400 - 0x4000 27FF Reserved 0x4000 2000 - 0x4000 23FF TIMER13 0x4000 1400 - 0x4000 1FFF Reserved 0x4000 1000 - 0x4000 13FF Reserved 0x4000 0800 - 0x4000 0FFF Reserved 0x4000 0400 - 0x4000 07FF TIMER2 0x4000 0000 - 0x4000 03FF TIMER1 SRAM 0x2000 4000 - 0x3FFF FFFF Reserved 0x1FFF FC00 - 0x1FFF FFFF Reserved 0x1FFF F800 - 0x1FFF FFFF Option bytes 0x1FFF EC00 - 0x1FFF FFFF System memory Code 0x0802 0000 - 0x1FFF EBFF Reserved 0x0800 0000 - 0x0801 FFFF Main Flash memory 0x0010 0000 - 0x07FF FFFF Reserved			0x4000 2C00 - 0x4000 2FFF	WWDGT		
0x4000 2000 - 0x4000 23FF TIMER13 0x4000 1400 - 0x4000 1FFF Reserved 0x4000 1000 - 0x4000 13FF Reserved 0x4000 0800 - 0x4000 0FFF Reserved 0x4000 0400 - 0x4000 07FF TIMER2 0x4000 0000 - 0x4000 03FF TIMER1 SRAM 0x2000 4000 - 0x3FFF FFFF Reserved 0x1FFF FC00 - 0x1FFF FFFF Reserved 0x1FFF F800 - 0x1FFF FFFF Option bytes 0x1FFF EC00 - 0x1FFF FFFF System memory 0x0802 0000 - 0x1FFF EBFF Reserved 0x0802 0000 - 0x0801 FFFF Main Flash memory 0x0010 0000 - 0x0010 0000 - 0x07FF FFFF Reserved			0x4000 2800 - 0x4000 2BFF	RTC		
0x4000 1400 - 0x4000 1FFF Reserved 0x4000 1000 - 0x4000 13FF Reserved 0x4000 0800 - 0x4000 0FFF Reserved 0x4000 0400 - 0x4000 07FF TIMER2 0x4000 0000 - 0x4000 03FF TIMER1 0x2000 4000 - 0x3FFF FFFF Reserved 0x2000 0000 - 0x2000 3FFF SRAM 0x1FFF FC00 - 0x1FFF FFFF Reserved 0x1FFF EC00 - 0x1FFF FFFF System memory 0x0802 0000 - 0x1FFF EBFF Reserved 0x0800 0000 - 0x0801 FFFF Main Flash memory 0x0010 0000 - 0x07FF FFFF Reserved			0x4000 2400 - 0x4000 27FF	Reserved		
0x4000 1000 - 0x4000 13FF Reserved 0x4000 0800 - 0x4000 0FFF Reserved 0x4000 0400 - 0x4000 07FF TIMER2 0x4000 0000 - 0x4000 03FF TIMER1 0x2000 4000 - 0x3FFF FFFF Reserved 0x2000 0000 - 0x2000 3FFF SRAM 0x1FFF FC00 - 0x1FFF FFFF Reserved 0x1FFF F800 - 0x1FFF FBFF Option bytes 0x1FFF EC00 - 0x1FFF F7FF System memory Code 0x0802 0000 - 0x1FFF EBFF Reserved 0x0800 0000 - 0x0801 FFFF Main Flash memory 0x0010 0000 - 0x07FF FFFF Reserved			0x4000 2000 - 0x4000 23FF	TIMER13		
0x4000 0800 - 0x4000 0FFF Reserved 0x4000 0400 - 0x4000 07FF TIMER2 0x4000 0000 - 0x4000 03FF TIMER1 0x2000 4000 - 0x3FFF FFFF Reserved 0x2000 0000 - 0x2000 3FFF SRAM 0x1FFF FC00 - 0x1FFF FFFF Reserved 0x1FFF F800 - 0x1FFF FFFF Option bytes 0x1FFF EC00 - 0x1FFF F7FF System memory Code 0x0802 0000 - 0x1FFF EBFF Reserved 0x0800 0000 - 0x0801 FFFF Main Flash memory 0x0010 0000 - 0x07FF FFFF Reserved			0x4000 1400 - 0x4000 1FFF	Reserved		
0x4000 0400 - 0x4000 07FF TIMER2 0x4000 0000 - 0x4000 03FF TIMER1 SRAM 0x2000 0000 - 0x2000 3FFF Reserved 0x1FFF FC00 - 0x1FFF FFFF Reserved 0x1FFF F800 - 0x1FFF FBFF Option bytes 0x1FFF EC00 - 0x1FFF F7FF System memory Code 0x0802 0000 - 0x1FFF EBFF Reserved 0x0800 0000 - 0x0801 FFFF Main Flash memory 0x0010 0000 - 0x07FF FFFF Reserved			0x4000 1000 - 0x4000 13FF	Reserved		
0x4000 0000 - 0x4000 03FF TIMER1 SRAM 0x2000 0000 - 0x2000 3FFF SRAM 0x1FFF FC00 - 0x1FFF FFFF Reserved 0x1FFF F800 - 0x1FFF FFFF Option bytes 0x1FFF EC00 - 0x1FFF F7FF System memory Code 0x0802 0000 - 0x1FFF EBFF Reserved 0x0800 0000 - 0x0801 FFFF Main Flash memory 0x0010 0000 - 0x07FF FFFF Reserved			0x4000 0800 - 0x4000 0FFF	Reserved		
SRAM 0x2000 4000 - 0x3FFF FFFF Reserved 0x2000 0000 - 0x2000 3FFF SRAM 0x1FFF FC00 - 0x1FFF FFFF Reserved 0x1FFF F800 - 0x1FFF FBFF Option bytes 0x1FFF EC00 - 0x1FFF F7FF System memory Code 0x0802 0000 - 0x1FFF EBFF Reserved 0x0800 0000 - 0x0801 FFFF Main Flash memory 0x0010 0000 - 0x07FF FFFF Reserved			0x4000 0400 - 0x4000 07FF	TIMER2		
SRAM 0x2000 0000 - 0x2000 3FFF SRAM 0x1FFF FC00 - 0x1FFF FFFF Reserved 0x1FFF F800 - 0x1FFF FBFF Option bytes 0x1FFF EC00 - 0x1FFF F7FF System memory Code 0x0802 0000 - 0x1FFF EBFF Reserved 0x0800 0000 - 0x0801 FFFF Main Flash memory 0x0010 0000 - 0x07FF FFFF Reserved			0x4000 0000 - 0x4000 03FF	TIMER1		
0x2000 0000 - 0x2000 3FFF SRAM 0x1FFF FC00 - 0x1FFF FFFF Reserved 0x1FFF F800 - 0x1FFF FBFF Option bytes 0x1FFF EC00 - 0x1FFF F7FF System memory Code 0x0802 0000 - 0x1FFF EBFF Reserved 0x0800 0000 - 0x0801 FFFF Main Flash memory 0x0010 0000 - 0x07FF FFFF Reserved	CDAM		0x2000 4000 - 0x3FFF FFFF	Reserved		
Ox1FFF F800 - 0x1FFF FBFF Option bytes 0x1FFF EC00 - 0x1FFF F7FF System memory Code 0x0802 0000 - 0x1FFF EBFF Reserved 0x0800 0000 - 0x0801 FFFF Main Flash memory 0x0010 0000 - 0x07FF FFFF Reserved	SKAIVI		0x2000 0000 - 0x2000 3FFF	SRAM		
Ox1FFF EC00 - 0x1FFF F7FF System memory Code 0x0802 0000 - 0x1FFF EBFF Reserved 0x0800 0000 - 0x0801 FFFF Main Flash memory 0x0010 0000 - 0x07FF FFFF Reserved			0x1FFF FC00 - 0x1FFF FFFF	Reserved		
Code 0x0802 0000 - 0x1FFF EBFF Reserved 0x0800 0000 - 0x0801 FFFF Main Flash memory 0x0010 0000 - 0x07FF FFFF Reserved			0x1FFF F800 - 0x1FFF FBFF	Option bytes		
0x0800 0000 - 0x0801 FFFF Main Flash memory 0x0010 0000 - 0x07FF FFFF Reserved			0x1FFF EC00 - 0x1FFF F7FF	System memory		
0x0010 0000 - 0x07FF FFFF Reserved	Code		0x0802 0000 - 0x1FFF EBFF	Reserved		
			0x0800 0000 - 0x0801 FFFF	Main Flash memory		
0x0000 0000 - 0x000F FFFF Aliased to Flash or system memory			0x0010 0000 - 0x07FF FFFF	Reserved		
			0x0000 0000 - 0x000F FFFF	Aliased to Flash or system memory		



2.5 Clock tree

Figure 2-7. GD32F330xx clock tree



Note:

If the APB prescaler is 1, the timer clock frequencies are set to AHB frequency divide by 1. Otherwise, they are set to the AHB frequency divide by half of APB prescaler.

Legend:

HXTAL: High speed crystal oscillator LXTAL: Low speed crystal oscillator IRC8M: Internal 8M RC oscillators IRC40K: Internal 40K RC oscillator IRC28M: Internal 28M RC oscillators




2.6 Pin definitions

2.6.1 GD32F330Rx LQFP64 pin definitions

Table 2-3. GD32F330Rx LQFP64 pin definitions

	Table 2-3. GD321 330KX EQT		-	
Pin Name Pins		Pin	I/O Level ⁽²⁾	Functions description
		Type ⁽¹⁾	Level(2)	
V _{BAT}	1	Р		Default: V _{BAT}
PC13-				Default: PC13
TAMPER-	2	I/O		Additional: RTC_TAMP0, RTC_TS, RTC_OUT, WKUP1
RTC				7.tadillonal: 1010_17.tivii 0, 1010_10, 1010_001, 101001
PC14-	2	1/0		Default: PC14
OSC32IN	3	1/0		Additional: OSC32IN
PC15-				Default: PC15
OSC32OUT	4	I/O		Additional: OSC32OUT
				Default: PF0
PF0-OSCIN	5	I/O	5VT	Alternate: CTC_SYNC
				Additional: OSCIN
PF1-		.,,	F. (-	Default: PF1
OSCOUT	6	I/O	5VT	Additional: OSCOUT
NRST	7	I/O		Default: NRST
				Default: PC0
PC0	8	I/O		Alternate: EVENTOUT
				Additional: ADC_IN10
				Default: PC1
PC1	9	I/O		Alternate: EVENTOUT
				Additional: ADC_IN11
				Default: PC2
PC2	10	I/O		Alternate: EVENTOUT
				Additional: ADC_IN12
				Default: PC3
PC3	11	I/O		Alternate: EVENTOUT
				Additional: ADC_IN13
V _{SSA}	12	Р		Default: V _{SSA}
V_{DDA}	13	Р		Default: V _{DDA}
				Default: PA0
DAG WIKLID	4.4	1/0		Alternate: USART1_CTS, TIMER1_CH0, TIMER1_ETI,
PA0-WKUP	14	I/O		I2C1_SCL
				Additional: ADC_IN0, RTC_TAMP1, WKUP0
				Default: PA1
D 4 4	15	I/O		Alternate: USART1_RTS, TIMER1_CH1, I2C1_SDA,
PA1	15	1/0		EVENTOUT
				Additional: ADC_IN1
PA2	16	1/0	/O	Default: PA2
I AZ	10	1/0		Alternate: USART1_TX, TIMER1_CH2, TIMER14_CH0





GD32F330XX DataSHeet					
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description	
				Additional: ADC_IN2	
PA3	17	I/O		Default: PA3 Alternate: USART1_RX, TIMER1_CH3, TIMER14_CH1 Additional: ADC_IN3	
PF4	18	I/O	5VT	Default: PF4 Alternate: EVENTOUT	
PF5	19	I/O	5VT	Default: PF5 Alternate: EVENTOUT	
PA4	20	I/O		Default: PA4 Alternate: SPI0_NSS, USART1_CK, TIMER13_CH0, SPI1_NSS Additional: ADC_IN4	
PA5	21	I/O		Default: PA5 Alternate: SPI0_SCK, TIMER1_CH0, TIMER1_ETI Additional: ADC_IN5	
PA6	22	I/O		Default: PA6 Alternate: SPI0_MISO, TIMER2_CH0, TIMER0_BKIN, TIMER15_CH0, EVENTOUT Additional: ADC_IN6	
PA7	23	I/O		Default: PA7 Alternate: SPI0_MOSI, TIMER2_CH1, TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0, EVENTOUT Additional: ADC_IN7	
PC4	24	I/O		Default: PC4 Alternate: EVENTOUT Additional: ADC IN14	
PC5	25	I/O		Default: PC5 Additional: ADC_IN15, WKUP4	
PB0	26	I/O		Default: PB0 Alternate: TIMER2_CH2, TIMER0_CH1_ON, USART1_RX ⁽⁴⁾ , EVENTOUT Additional: ADC_IN8	
PB1	27	I/O		Default: PB1 Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, SPI1_SCK Additional: ADC_IN9	
PB2	28	I/O	5VT	Default: PB2	
PB10	29	I/O	5VT	Default: PB10 Alternate: I2C1_SCL, TIMER1_CH2, SPI1_IO2	
PB11	30	I/O	5VT	Default: PB11 Alternate:I2C1_SDA, TIMER1_CH3, EVENTOUT, SPI1_IO3	
Vss	31	Р		Default: Vss	
V_{DD}	32	Р		Default: V _{DD}	
PB12	33	I/O	5VT	Default: PB12	



Pin Name Pins Type(!) Level(!) Alternate: SPI1_NSS, TIMER0_BKIN, I2C1_SMBA, EVENTOUT					GD32F330XX Datasneet
PB13 34 I/O SVT Default: PB13 Alternate: SPI1_SCK, TIMERO_CHO_ON	Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
PB13 34					
PB13 34					Default: PB13
PB14 35	PB13	34	I/O	5VT	
PB15 36 1/0 5VT					Default: PB14
Default: PB15	PB14	35	I/O	5VT	
PB15					
PB15 36					
Additional: RTC_REFIN, WKUP6	PB15	36	I/O	5VT	
PC6 37 I/O 5VT Default: PC6 Alternate: TIMER2_CH0 PC7 38 I/O 5VT Default: PC7 Alternate: TIMER2_CH1 PC8 39 I/O 5VT Default: PC8 Alternate: TIMER2_CH2 PC9 40 I/O 5VT Default: PC9 Alternate: USART0_CK, TIMER0_CH0, CK_OUT, USART1_TX, EVENTOUT,CTC_SYNC PA9 42 I/O 5VT Alternate: USART0_TX, TIMER0_CH1, TIMER14_BKIN, I2C0_SCL PA10 43 I/O 5VT Alternate: USART0_TX, TIMER0_CH2, TIMER16_BKIN, I2C0_SDA PA11 44 I/O 5VT Alternate: USART0_CTS, TIMER0_CH2, TIMER16_BKIN, I2C0_SDA PA11 44 I/O 5VT Alternate: USART0_CTS, TIMER0_CH3, EVENTOUT, SP11_IO2 PA12 45 I/O 5VT Alternate: USART0_RTS, TIMER0_ETI, EVENTOUT, SP11_IO3 PA13 46 I/O 5VT Default: PA13 Alternate: IPFP_OUT, SWDIO, SP11_MISO PF6 47 I/O 5VT Default: PF6 Alternate: I2C1_SDA PF7 48 I/O 5VT Default: PF7 Alternate: USART1_TX, SWCLK, SP11_MOSI <					
PC6 37					·
PC7 38 I/O 5VT Default: PC7 Alternate: TIMER2_CH1 PC8 39 I/O 5VT Default: PC8 Alternate: TIMER2_CH2 PC9 40 I/O 5VT Default: PC9 Alternate: USART0_CK, TIMER0_CH0, CK_OUT, USART1_TX, EVENTOUT, CTC_SYNC PA9 42 I/O 5VT Alternate: USART0_CK, TIMER0_CH1, TIMER14_BKIN, I2C0_SCL PA10 43 I/O 5VT Alternate: USART0_RX, TIMER0_CH2, TIMER16_BKIN, I2C0_SDA PA11 44 I/O 5VT Alternate: USART0_CTS, TIMER0_CH3, EVENTOUT, SPI1_IO2 PA12 45 I/O 5VT Alternate: USART0_CTS, TIMER0_CH3, EVENTOUT, SPI1_IO3 PA13 46 I/O 5VT Alternate: USART0_RTS, TIMER0_ETI, EVENTOUT, SPI1_IO3 PA13 46 I/O 5VT Default: PA13 Alternate: IFRP_OUT, SWDIO, SPI1_MISO PF6 47 I/O 5VT Default: PF6 Alternate: I2C1_SCL PF7 48 I/O 5VT Default: PA14 Alternate: USART1_TX, SWCLK, SPI1_MOSI PA14 49 I/O 5VT Default: PA15 Alternate: USART1_TX, SWCLK, SPI1_MOSI <td>PC6</td> <td>37</td> <td>I/O</td> <td>5VT</td> <td></td>	PC6	37	I/O	5VT	
PC7 38 I/O 5VT Alternate: TIMER2_CH1 PC8 39 I/O 5VT Default: PC8 Alternate: TIMER2_CH2 PC9 40 I/O 5VT Default: PC9 Alternate: TIMER2_CH3 Default: PA8 Alternate: USART0_CK, TIMER0_CH0, CK_OUT, USART1_TX, EVENTOUT, CTC_SYNC PA9 42 I/O 5VT Alternate: USART0_TX, TIMER0_CH1, TIMER14_BKIN, I2C0_SCL PA10 43 I/O 5VT Alternate: USART0_RX, TIMER0_CH2, TIMER16_BKIN, I2C0_SDA PA11 44 I/O 5VT Alternate: USART0_CTS, TIMER0_CH3, EVENTOUT, SPI1_IO2 PA12 45 I/O 5VT Alternate: USART0_RTS, TIMER0_CH3, EVENTOUT, SPI1_IO3 PA13 46 I/O 5VT Alternate: USART0_RTS, TIMER0_ETI, EVENTOUT, SPI1_IO3 PF6 47 I/O 5VT Default: PA13 Alternate: IFRP_OUT, SWDIO, SPI1_MISO PF6 47 I/O 5VT Default: PF6 Alternate: I2C1_SCL PF7 48 I/O 5VT Default: PA14 Alternate: USART1_TX, SWCLK, SPI1_MOSI PA14 49 I/O 5VT Alternate: SPI0_NSS, USART1_RX, TIM					<u> </u>
Alternate: TIMER2_CH1	PC7	38	I/O	5VT	
PC8 39 I/O 5VT Alternate: TIMER2_CH2 PC9 40 I/O 5VT Alternate: TIMER2_CH3 Default: PA8 Alternate: USART0_CK, TIMER0_CH0, CK_OUT, USART1_TX, EVENTOUT,CTC_SYNC Default: PA9 PA9 42 I/O 5VT Alternate: USART0_TX, TIMER0_CH1, TIMER14_BKIN, 12C0_SCL PA10 43 I/O 5VT Alternate: USART0_RX, TIMER0_CH2, TIMER16_BKIN, 12C0_SDA PA11 44 I/O 5VT Alternate: USART0_CTS, TIMER0_CH3, EVENTOUT, SPI1_IO2 PA12 45 I/O 5VT Alternate: USART0_RTS, TIMER0_ETI, EVENTOUT, SPI1_IO3 PA13 46 I/O 5VT Alternate: USART0_RTS, TIMER0_ETI, EVENTOUT, SPI1_IO3 PF6 47 I/O 5VT Alternate: USART0_RTS, TIMER0_ETI, EVENTOUT, SPI1_IO3 PF7 48 I/O 5VT Default: PA13 Alternate: IFRP_OUT, SWDIO, SPI1_MISO Default: PF6 Alternate: I2C1_SCL Default: PF7 Alternate: I2C1_SDA Default: PA14 Alternate: USART1_TX, SWCLK, SPI1_MOSI Default: PA15 PA15					_
Alternate: TIMER2_CH2	PC8	39	I/O	5VT	
PC9					
Alternate: TIMER2_CH3	PC9	40	I/O	5VT	
PA8 41 I/O 5VT Alternate: USARTO_CK, TIMERO_CHO, CK_OUT, USART1_TX, EVENTOUT, CTC_SYNC PA9 42 I/O 5VT Alternate: USARTO_TX, TIMERO_CH1, TIMER14_BKIN, I2CO_SCL PA10 43 I/O 5VT Alternate: USARTO_RX, TIMERO_CH2, TIMER16_BKIN, I2CO_SDA PA11 44 I/O 5VT Alternate: USARTO_CTS, TIMERO_CH3, EVENTOUT, SPI1_IO2 PA12 45 I/O 5VT Alternate: USARTO_RTS, TIMERO_ETI, EVENTOUT, SPI1_IO3 PA13 46 I/O 5VT Default: PA13 Alternate: IFRP_OUT, SWDIO, SPI1_MISO PF6 47 I/O 5VT Default: PF6 Alternate: I2C1_SCL PF7 48 I/O 5VT Default: PF7 Alternate: I2C1_SDA PA14 49 I/O 5VT Default: PA14 Alternate: USART1_TX, SWCLK, SPI1_MOSI PA15 50 I/O 5VT Alternate: SPI0_NSS , USART1_RX, TIMER1_CH0,	. 55				Alternate: TIMER2_CH3
USART1_TX, EVENTOUT, CTC_SYNC					
PA9 42 I/O 5VT Default: PA9 Alternate: USART0_TX, TIMER0_CH1, TIMER14_BKIN, I2C0_SCL Default: PA10 Alternate: USART0_RX, TIMER0_CH2, TIMER16_BKIN, I2C0_SDA Default: PA11 Alternate: USART0_CTS, TIMER0_CH3, EVENTOUT, SPI1_IO2 Default: PA12 Alternate: USART0_CTS, TIMER0_CH3, EVENTOUT, SPI1_IO3 Default: PA12 Alternate: USART0_RTS, TIMER0_ETI, EVENTOUT, SPI1_IO3 Default: PA13 Alternate: IFRP_OUT, SWDIO, SPI1_MISO Default: PF6 Alternate: I2C1_SCL Default: PF7 Alternate: I2C1_SCL Default: PF7 Alternate: I2C1_SDA Default: PA14 Alternate: USART1_TX, SWCLK, SPI1_MOSI Default: PA15 Alternate: SPI0_NSS , USART1_RX, TIMER1_CH0,	PA8	41	I/O	5VT	
PA9 42 I/O 5VT Alternate: USART0_TX, TIMER0_CH1, TIMER14_BKIN , I2C0_SCL PA10 43 I/O 5VT Alternate: USART0_RX, TIMER0_CH2, TIMER16_BKIN, I2C0_SDA PA11 44 I/O 5VT Alternate: USART0_CTS, TIMER0_CH3, EVENTOUT, SPI1_IO2 PA12 45 I/O 5VT Alternate: USART0_RTS, TIMER0_ETI, EVENTOUT, SPI1_IO3 PA13 46 I/O 5VT Default: PA13 Alternate: IFRP_OUT, SWDIO, SPI1_MISO PF6 47 I/O 5VT Default: PF6 Alternate: I2C1_SCL PF7 48 I/O 5VT Default: PF7 Alternate: I2C1_SDA PA14 49 I/O 5VT Default: PA14 Alternate: USART1_TX, SWCLK, SPI1_MOSI PA15 50 I/O 5VT Alternate: SPI0_NSS , USART1_RX, TIMER1_CH0,					USART1_TX, EVENTOUT,CTC_SYNC
PA10 43 I/O 5VT Alternate: USARTO_RX, TIMERO_CH2, TIMER16_BKIN, I2CO_SDA					
PA10 43 I/O 5VT Default: PA10 Alternate: USART0_RX, TIMER0_CH2, TIMER16_BKIN, I2C0_SDA PA11 44 I/O 5VT Default: PA11 Alternate: USART0_CTS, TIMER0_CH3, EVENTOUT, SPI1_IO2 PA12 45 I/O 5VT Alternate: USART0_RTS, TIMER0_ETI, EVENTOUT, SPI1_IO3 PA13 46 I/O 5VT Default: PA13 Alternate: IFRP_OUT, SWDIO, SPI1_MISO PF6 47 I/O 5VT Default: PF6 Alternate: I2C1_SCL PF7 48 I/O 5VT Default: PF7 Alternate: I2C1_SDA PA14 49 I/O 5VT Default: PA14 Alternate: USART1_TX, SWCLK, SPI1_MOSI PA15 50 I/O 5VT Alternate: SPI0_NSS, USART1_RX, TIMER1_CH0,	PA9	42	I/O	5VT	
PA10 43 I/O 5VT Alternate: USART0_RX, TIMER0_CH2, TIMER16_BKIN, I2C0_SDA PA11 44 I/O 5VT Default: PA11 Alternate: USART0_CTS, TIMER0_CH3, EVENTOUT, SPI1_IO2 Default: PA12 Alternate: USART0_RTS, TIMER0_ETI, EVENTOUT, SPI1_IO3 Default: PA13 Alternate: IFRP_OUT, SWDIO, SPI1_MISO Default: PF6 Alternate: I2C1_SCL Default: PF6 Alternate: I2C1_SCL Default: PF7 Alternate: I2C1_SDA Default: PA14 Alternate: USART1_TX, SWCLK, SPI1_MOSI Default: PA15 Default: PA15 PA15 50 I/O 5VT					I2C0_SCL
PA11					
PA11	PA10	43	I/O	5VT	Alternate: USART0_RX, TIMER0_CH2, TIMER16_BKIN,
PA11 44 I/O 5VT Alternate: USART0_CTS, TIMER0_CH3, EVENTOUT, SPI1_IO2 PA12 45 I/O 5VT Default: PA12 Alternate: USART0_RTS, TIMER0_ETI, EVENTOUT, SPI1_IO3 PA13 46 I/O 5VT Default: PA13 Alternate: IFRP_OUT, SWDIO, SPI1_MISO PF6 47 I/O 5VT Default: PF6 Alternate: I2C1_SCL PF7 48 I/O 5VT Default: PF7 Alternate: I2C1_SDA PA14 49 I/O 5VT Default: PA14 Alternate: USART1_TX, SWCLK, SPI1_MOSI PA15 50 I/O 5VT Alternate: SPI0_NSS , USART1_RX, TIMER1_CH0,					I2C0_SDA
SPI1_IO2 Default: PA12 Default: PA12 Alternate: USART0_RTS, TIMER0_ETI, EVENTOUT, SPI1_IO3 Default: PA13 Alternate: IFRP_OUT, SWDIO, SPI1_MISO Default: PF6 Alternate: I2C1_SCL Default: PF7 Alternate: I2C1_SCL Default: PF7 Alternate: I2C1_SDA Default: PA14 Alternate: USART1_TX, SWCLK, SPI1_MOSI Default: PA15 Default:					Default: PA11
PA12 45 I/O 5VT Alternate: USART0_RTS, TIMER0_ETI, EVENTOUT, SPI1_IO3 PA13 46 I/O 5VT Default: PA13 Alternate: IFRP_OUT, SWDIO, SPI1_MISO PF6 47 I/O 5VT Default: PF6 Alternate: I2C1_SCL PF7 48 I/O 5VT Default: PF7 Alternate: I2C1_SDA PA14 49 I/O 5VT Default: PA14 Alternate: USART1_TX, SWCLK, SPI1_MOSI PA15 50 I/O 5VT Alternate: SPI0_NSS, USART1_RX, TIMER1_CH0,	PA11	44	I/O	5VT	Alternate: USART0_CTS, TIMER0_CH3, EVENTOUT,
PA12 45 I/O 5VT Alternate: USART0_RTS, TIMER0_ETI, EVENTOUT, SPI1_IO3 PA13 46 I/O 5VT Default: PA13 Alternate: IFRP_OUT, SWDIO, SPI1_MISO PF6 47 I/O 5VT Default: PF6 Alternate: I2C1_SCL PF7 48 I/O 5VT Default: PF7 Alternate: I2C1_SDA PA14 49 I/O 5VT Default: PA14 Alternate: USART1_TX, SWCLK, SPI1_MOSI PA15 50 I/O 5VT Alternate: SPI0_NSS, USART1_RX, TIMER1_CH0,					SPI1_IO2
SPI1_IO3 PA13 46 I/O 5VT Default: PA13 Alternate: IFRP_OUT, SWDIO, SPI1_MISO PF6 47 I/O 5VT Default: PF6 Alternate: I2C1_SCL PF7 48 I/O 5VT Default: PF7 Alternate: I2C1_SDA PA14 49 I/O 5VT Default: PA14 Alternate: USART1_TX, SWCLK, SPI1_MOSI PA15 50 I/O 5VT Alternate: SPI0_NSS , USART1_RX, TIMER1_CH0,					Default: PA12
PA13 46 I/O 5VT Default: PA13 Alternate: IFRP_OUT, SWDIO, SPI1_MISO PF6 47 I/O 5VT Default: PF6 Alternate: I2C1_SCL PF7 48 I/O 5VT Default: PF7 Alternate: I2C1_SDA PA14 49 I/O 5VT Default: PA14 Alternate: USART1_TX, SWCLK, SPI1_MOSI PA15 50 I/O 5VT Alternate: SPI0_NSS , USART1_RX, TIMER1_CH0,	PA12	45	I/O	5VT	Alternate: USART0_RTS, TIMER0_ETI, EVENTOUT,
PA13 46 I/O 5VT Alternate: IFRP_OUT, SWDIO, SPI1_MISO PF6 47 I/O 5VT Default: PF6 Alternate: I2C1_SCL PF7 48 I/O 5VT Default: PF7 Alternate: I2C1_SDA PA14 49 I/O 5VT Default: PA14 Alternate: USART1_TX, SWCLK, SPI1_MOSI Default: PA15 PA15 50 I/O 5VT Alternate: SPI0_NSS , USART1_RX, TIMER1_CH0,					SPI1_IO3
PF6	5440	4.0		5) (T	Default: PA13
PF6 47 I/O 5VT Alternate: I2C1_SCL PF7 48 I/O 5VT Default: PF7 Alternate: I2C1_SDA PA14 49 I/O 5VT Default: PA14 Alternate: USART1_TX, SWCLK, SPI1_MOSI PA15 50 I/O 5VT Alternate: SPI0_NSS , USART1_RX, TIMER1_CH0,	PA13	46	1/0	501	Alternate: IFRP_OUT, SWDIO, SPI1_MISO
Alternate: I2C1_SCL					Default: PF6
PF7 48 I/O 5VT Alternate: I2C1_SDA PA14 49 I/O 5VT Default: PA14 Alternate: USART1_TX, SWCLK, SPI1_MOSI PA15 50 I/O 5VT Alternate: SPI0_NSS , USART1_RX, TIMER1_CH0,	PF6	47	I/O	501	Alternate: I2C1_SCL
PA14 49 I/O 5VT Default: PA14 Alternate: I2C1_SDA Default: PA14 Alternate: USART1_TX, SWCLK, SPI1_MOSI Default: PA15 PA15 50 I/O 5VT Alternate: SPI0_NSS , USART1_RX, TIMER1_CH0,	5.5-		1/2	->	Default: PF7
PA14 49 I/O 5VT Alternate: USART1_TX, SWCLK, SPI1_MOSI Default: PA15 Default: PA15 50 I/O 5VT Alternate: SPI0_NSS , USART1_RX, TIMER1_CH0,	PF7	48	1/0	5VT	Alternate: I2C1_SDA
Alternate: USART1_TX, SWCLK, SPI1_MOSI Default: PA15 PA15 50 I/O 5VT Alternate: USART1_TX, SWCLK, SPI1_MOSI Default: PA15 NSS , USART1_RX, TIMER1_CH0,	- • • • •			-: <i>-</i> -	Default: PA14
PA15 50 I/O 5VT Alternate: SPI0_NSS , USART1_RX, TIMER1_CH0,	PA14	49	1/0	5VT	Alternate: USART1_TX, SWCLK, SPI1_MOSI
					Default: PA15
TIMER1 ETI, SPI1 NSS. EVENTOUT	PA15	50	I/O	5VT	Alternate: SPI0_NSS , USART1_RX, TIMER1_CH0,
_ , , , , ,					TIMER1_ETI, SPI1_NSS, EVENTOUT



Pin Name	Pins	Pin	I/O	Functions description
1 III Name	Type ⁽¹⁾ L		Level ⁽²⁾	i unotions description
PC10	51	I/O	5VT	Default: PC10
PC11	52	I/O	5VT	Default: PC11
PC12	53	I/O	5VT	Default: PC12
PD2	54	I/O	5VT	Default: PD2
PDZ	54	1/0	571	Alternate: TIMER2_ETI
PB3	55	I/O	5VT	Default: PB3
. 50	00	., 0	011	Alternate: SPI0_SCK, TIMER1_CH1, EVENTOUT
PB4	56	I/O	5VT	Default: PB4
1 54	30	1/0	371	Alternate: SPI0_MISO, TIMER2_CH0, EVENTOUT
				Default: PB5
PB5	57	I/O	5VT	Alternate: SPI0_MOSI, I2C0_SMBA, TIMER15_BKIN,
1 55				TIMER2_CH1
				Additional:WKUP5
PB6	58	I/O	5VT	Default: PB6
FB0	56	1/0	371	Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON
PB7	59	I/O	5VT	Default: PB7
FB/	39	1/0	371	Alternate: I2C0_SDA, USART0_RX, TIMER16_CH0_ON
воото	60	I		Default: BOOT0
PB8	61	I/O	5VT	Default: PB8
FD0	01	1/0	371	Alternate: I2C0_SCL, TIMER15_CH0
				Default: PB9
PB9	62	I/O	5VT	Alternate: I2C0_SDA, IFRP_OUT,TIMER16_CH0,
				EVENTOUT
Vss	63	Р		Default: Vss
V _{DD}	64	Р		Default: V _{DD}

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available on GD32F330C4 devices only.
- (4) Functions are available on GD32F330CB/8/6 devices.
- (5) Functions are available on GD32F330CB/8 devices.

2.6.2 GD32F330Cx LQFP48 pin definitions

Table 2-4. GD32F330Cx LQFP48 pin definitions

Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description		
V _{BAT}	1	Р	Default: V _{BAT}			
PC13- TAMPER- RTC	2	I/O		Default: PC13 Additional: RTC_TAMP0, RTC_TS, RTC_OUT, WKUP1		
PC14- OSC32IN	3	I/O		Default: PC14 Additional: OSC32IN		



				GD32F330XX Datasneet			
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description			
PC15- OSC32OUT	4	I/O		Default: PC15 Additional: OSC32OUT			
PF0-OSCIN	5	I/O	5VT	Default: PF0			
PF1- OSCOUT	6	I/O	5VT	Default: PF1 Additional: OSCOUT			
NRST	7	I/O		Default: NRST			
Vssa	8	Р		Default: Vssa			
V_{DDA}	9	Р		Default: V _{DDA}			
PA0-WKUP	10	I/O		Default: PA0 Alternate: USART0_CTS ⁽³⁾ , USART1_CTS ⁽⁴⁾ , TIMER1_CH0, TIMER1_ETI, I2C1_SCL ⁽⁵⁾ Additional: ADC_IN0, RTC_TAMP1, WKUP0			
PA1	11	I/O		Default: PA1 Alternate: USART0_RTS ⁽³⁾ , USART1_RTS ⁽⁴⁾ , TIMER1_CH1, I2C1_SDA ⁽⁵⁾ , EVENTOUT Additional: ADC_IN1			
PA2	12	I/O		Default: PA2 Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , TIMER1_CH2, TIMER14_CH0 Additional: ADC_IN2			
PA3	13	I/O		Default: PA3 Alternate: USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ , TIMER1_CH3, TIMER14_CH1 Additional: ADC_IN3			
PA4	14	I/O		Default: PA4 Alternate: SPI0_NSS, USART0_CK ⁽³⁾ , USART1_CK ⁽⁴⁾ , TIMER13_CH0, SPI1_NSS ⁽⁵⁾ Additional: ADC_IN4			
PA5	15	I/O		Default: PA5 Alternate: SPI0_SCK, TIMER1_CH0, TIMER1_ETI Additional: ADC_IN5			
PA6	16	I/O		Default: PA6 Alternate: SPI0_MISO, TIMER2_CH0, TIMER0_BKIN, TIMER15_CH0, EVENTOUT Additional: ADC_IN6			
PA7	17	I/O		Default: PA7 Alternate: SPI0_MOSI, TIMER2_CH1, TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0, EVENTOUT Additional: ADC_IN7			
PB0	18	I/O		Default: PB0 Alternate: TIMER2_CH2, TIMER0_CH1_ON, USART1_RX ⁽⁴⁾ , EVENTOUT Additional: ADC_IN8			



				GD321 330XX Datasneet				
Pin Name	Pins	Pin	1/0	Functions description				
		Type ⁽¹⁾	Level ⁽²⁾	·				
PB1	19	I/O		Default: PB1 Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, SPI1_SCK ⁽⁵⁾ Additional: ADC_IN9				
PB2	20	I/O	5VT	Default: PB2				
PB10	21	I/O	5VT	Default: PB10 Alternate: I2C0_SCL ⁽³⁾ ,I2C1_SCL ⁽⁵⁾ , TIMER1_CH2, SPI1_IO2 ⁽⁵⁾				
PB11	22	I/O	5VT	Default: PB11 Alternate: I2C0_SDA ⁽³⁾ ,I2C1_SDA ⁽⁵⁾ , TIMER1_CH3, EVENTOUT, SPI1_IO3 ⁽⁵⁾				
Vss	23	Р		Default: Vss				
V_{DD}	24	Р		Default: V _{DD}				
PB12	25	I/O	5VT	Default: PB12 Alternate: SPI0_NSS ⁽³⁾ , SPI1_NSS ⁽⁵⁾ , TIMER0_BKIN, I2C1_SMBA ⁽⁵⁾ , EVENTOUT				
PB13	26	I/O	5VT	Default: PB13 Alternate: SPI0_SCK ⁽³⁾ , SPI1_SCK ⁽⁵⁾ , TIMER0_CH0_ON				
PB14	27	I/O	5VT	Default: PB14 SVT Alternate: SPI0_MISO ⁽³⁾ , SPI1_MISO ⁽⁵⁾ , TIMER0_CH1_ON, TIMER14_CH0				
PB15	28	I/O	5VT	Default: PB15 Alternate: SPI0_MOSI ⁽³⁾ , SPI1_MOSI ⁽⁵⁾ , TIMER0_CH2_ON, TIMER14_CH0_ON, TIMER14_CH1 Additional: RTC_REFIN, WKUP6				
PA8	29	I/O	5VT	Default: PA8 Alternate: USART0_CK, TIMER0_CH0, CK_OUT, USART1_TX ⁽⁴⁾ , EVENTOUT,CTC_SYNC				
PA9	30	I/O		Default: PA9 Alternate: USART0_TX, TIMER0_CH1, TIMER14_BKIN , I2C0_SCL				
PA10	31	I/O		Default: PA10 Alternate: USART0_RX, TIMER0_CH2, TIMER16_BKIN, I2C0_SDA				
PA11	32	I/O	5VT	Default: PA11 Alternate: USART0_CTS, TIMER0_CH3, EVENTOUT, SPI1_IO2 ⁽⁵⁾				
PA12	33	I/O	5VT	Default: PA12 Alternate: USART0_RTS, TIMER0_ETI, EVENTOUT, SPI1_IO3 ⁽⁵⁾				
PA13	34	I/O	5VT	Default: PA13 Alternate: IFRP_OUT, SWDIO, SPI1_MISO ⁽⁵⁾				
PF6	35	I/O	5VT	Default: PF6 Alternate: I2C0_SCL ⁽³⁾ , I2C1_SCL ⁽⁵⁾				



		Pin	I/O	
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description
			-> (Default: PF7
PF7	36	I/O	5VT	Alternate: I2C0_SDA ⁽³⁾ , I2C1_SDA ⁽⁵⁾
				Default: PA14
PA14	37	I/O	5VT	Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , SWCLK,
				SPI1_MOSI ⁽⁵⁾
				Default: PA15
PA15	38	I/O	5VT	Alternate: SPI0_NSS, USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ ,
				TIMER1_CH0, TIMER1_ETI, SPI1_NSS ⁽⁵⁾ , EVENTOUT
PB3	39	I/O	5VT	Default: PB3
. 20		.,, 0		Alternate: SPI0_SCK, TIMER1_CH1, EVENTOUT
PB4	40	I/O	5VT	Default: PB4
		., 0		Alternate: SPI0_MISO, TIMER2_CH0, EVENTOUT
			5VT	Default: PB5
PB5	41	I/O		Alternate: SPI0_MOSI, I2C0_SMBA, TIMER15_BKIN,
				TIMER2_CH1
				Additional:WKUP5
PB6	42	I/O	5VT	Default: PB6
			_	Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON
PB7	43	I/O	5VT	Default: PB7
				Alternate: I2C0_SDA, USART0_RX, TIMER16_CH0_ON
BOOT0	44	I		Default: BOOT0
PB8	45	I/O	5VT	Default: PB8
			_	Alternate: I2C0_SCL, TIMER15_CH0
				Default: PB9
PB9	46	I/O	5VT	Alternate: I2C0_SDA, IFRP_OUT,TIMER16_CH0,
				EVENTOUT
Vss	47	Р		Default: Vss
V_{DD}	48	Р		Default: V _{DD}

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available on GD32F330C4 devices only.
- (4) Functions are available on GD32F330CB/8/6 devices.
- (5) Functions are available on GD32F330CB/8 devices.

2.6.3 GD32F330Kx QFN32 pin definitions

Table 2-5. GD32F330Kx QFP32 pin definitions

Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description	
				Default: PF0	
PF0-OSCIN	2	I/O	5VT	Alternate: CTC_SYNC	
				Additional: OSCIN	



				GD32F330XX Datasneet				
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description				
PF1-	3	I/O	5VT	Default: PF1				
OSCOUT		., 0		Additional: OSCOUT				
NRST	4	I/O		Default: NRST				
V_{DDA}	5	Р		Default: V _{DDA}				
				Default: PA0				
PA0-WKUP	6	I/O		Alternate: USART0_CTS ⁽³⁾ , USART1_CTS ⁽⁴⁾ ,				
17.6 WIKOI	O	.,,		TIMER1_CH0, TIMER1_ETI, I2C1_SCL ⁽⁵⁾				
				Additional: ADC_IN0, RTC_TAMP1, WKUP0				
				Default: PA1				
PA1	7	I/O		Alternate: USART0_RTS ⁽³⁾ , USART1_RTS ⁽⁴⁾ ,				
	-	., 0		TIMER1_CH1, I2C1_SDA ⁽⁵⁾ , EVENTOUT				
				Additional: ADC_IN1				
				Default: PA2				
PA2	8	I/O		Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , TIMER1_CH2,				
				TIMER14_CH0				
				Additional: ADC_IN2				
				Default: PA3				
PA3	9	I/O		Alternate: USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ ,				
				TIMER1_CH3, TIMER14_CH1				
				Additional: ADC_IN3				
				Default: PA4				
PA4	10	I/O		Alternate: SPI0_NSS, USART0_CK ⁽³⁾ , USART1_CK ⁽⁴⁾ ,				
				TIMER13_CH0, SPI1_NSS ⁽⁵⁾				
				Additional: ADC_IN4				
PA5	11	I/O		Default: PA5 Alternate: SPI0_SCK, TIMER1_CH0, TIMER1_ETI				
PAS	11	1/0		Additional: ADC_IN5				
				Default: PA6				
				Alternate: SPI0_MISO, TIMER2_CH0, TIMER0_BKIN,				
PA6	12	I/O		TIMER15_CH0, EVENTOUT				
				Additional: ADC_IN6				
				Default: PA7				
				Alternate: SPI0_MOSI, TIMER2_CH1, TIMER13_CH0,				
PA7	13	I/O		TIMERO_CHO_ON, TIMER16_CHO, EVENTOUT				
				Additional: ADC_IN7				
				Default: PB0				
				Alternate: TIMER2_CH2, TIMER0_CH1_ON,				
PB0	14	I/O		USART1_RX ⁽⁴⁾ , EVENTOUT				
				Additional: ADC_IN8				
				Default: PB1				
DD4	15	1/0		Alternate: TIMER2_CH3, TIMER13_CH0,				
PB1	15	I/O		TIMER0_CH2_ON, SPI1_SCK ⁽⁵⁾				
				Additional: ADC_IN9				
PB2	16	I/O	5VT	Default: PB2				
V_{DD}	17	Р		Default: V _{DD}				





		Pin	I/O				
Pin Name	Pins		Level ⁽²⁾	Functions description			
		Type ⁽¹⁾	Level(2)				
			_, _	Default: PA8			
PA8	18	I/O	5VT	Alternate: USARTO_CK, TIMERO_CH0, CK_OUT,			
				USART1_TX ⁽⁴⁾ , EVENTOUT,CTC_SYNC			
				Default: PA9			
PA9	19	I/O	5VT	Alternate: USART0_TX, TIMER0_CH1, TIMER14_BKIN ,			
				I2C0_SCL			
				Default: PA10			
PA10	20	I/O	5VT	Alternate: USART0_RX, TIMER0_CH2, TIMER16_BKIN,			
				I2C0_SDA			
				Default: PA11			
PA11	21	I/O	5VT	Alternate: USART0_CTS, TIMER0_CH3, EVENTOUT,			
				SPI1_IO2 ⁽⁵⁾			
				Default: PA12			
PA12	22	I/O	5VT	Alternate: USART0_RTS, TIMER0_ETI, EVENTOUT,			
				SPI1_IO3 ⁽⁵⁾			
DA40	22	1/0	C) /T	Default: PA13			
PA13	23	I/O	5VT	Alternate: IFRP_OUT, SWDIO, SPI1_MISO(5)			
				Default: PA14			
PA14	24	I/O	5VT	Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , SWCLK,			
				SPI1_MOSI ⁽⁵⁾			
				Default: PA15			
PA15	25	I/O	5VT	Alternate: SPI0_NSS, USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ ,			
				TIMER1_CH0, TIMER1_ETI, SPI1_NSS ⁽⁵⁾ , EVENTOUT			
PB3	26	I/O	5VT	Default: PB3			
FBS	20	1/0	371	Alternate: SPI0_SCK, TIMER1_CH1, EVENTOUT			
DD4	27	1/0	EV/T	Default: PB4			
PB4	27	I/O	5VT	Alternate: SPI0_MISO, TIMER2_CH0, EVENTOUT			
				Default: PB5			
DDE	20	1/0	EV/T	Alternate: SPI0_MOSI, I2C0_SMBA, TIMER15_BKIN,			
PB5	28	I/O	5VT	TIMER2_CH1			
				Additional:WKUP5			
DDC	20	1/0	C) /T	Default: PB6			
PB6	29	I/O	5VT	Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON			
DD7	20	1/0	C) /T	Default: PB7			
PB7	30	I/O	5VT	Alternate: I2C0_SDA, USART0_RX, TIMER16_CH0_ON			
воото	31	I		Default: BOOT0			
DDO	00	1/0	F) /T	Default: PB8			
PB8	32	I/O	5VT	Alternate: I2C0_SCL, TIMER15_CH0			
V_{DD}	1	Р		Default: V _{DD}			
עט ע	'	Γ		Doragic VDD			

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available on GD32F330K4 devices only.
- (4) Functions are available on GD32F330KB/8/6 devices.




(5) Functions are available on GD32F330KB/8 devices.

2.6.4 GD32F330Gx QFN28 pin definitions

Table 2-6. GD32F330Gx QFN28 pin definitions

D' N	D'	Pin	I/O	F
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description
				Default: PF0
PF0-OSCIN	2	I/O		Alternate: CTC_SYNC
				Additional: OSCIN
PF1-	3	I/O	5VT	Default: PF1
OSCOUT		., 0		Additional: OSCOUT
NRST	4	I/O		Default: NRST
V _{DDA}	5	Р		Default: V _{DDA}
				Default: PA0
PA0-WKUP	6	I/O		Alternate: USART0_CTS ⁽³⁾ , USART1_CTS ⁽⁴⁾ ,
PAU-WKUP	6	1/0		TIMER1_CH0, TIMER1_ETI, I2C1_SCL ⁽⁵⁾
				Additional: ADC_IN0, RTC_TAMP1, WKUP0
				Default: PA1
D 4 4	7	1/0		Alternate: USART0_RTS ⁽³⁾ , USART1_RTS ⁽⁴⁾ ,
PA1	7	I/O		TIMER1_CH1, I2C1_SDA ⁽⁵⁾ , EVENTOUT
				Additional: ADC_IN1
				Default: PA2
PA2	8	1/0		Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , TIMER1_CH2,
PAZ		I/O		TIMER14_CH0
				Additional: ADC_IN2
		I/O		Default: PA3
PA3	9			Alternate: USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ , TIMER1_CH3,
PAS		1/0		TIMER14_CH1
				Additional: ADC_IN3
				Default: PA4
PA4	10	I/O		Alternate: SPI0_NSS, USART0_CK ⁽³⁾ , USART1_CK ⁽⁴⁾ ,
FA4				TIMER13_CH0, SPI1_NSS ⁽⁵⁾
				Additional: ADC_IN4
		I/O		Default: PA5
PA5	11			Alternate: SPI0_SCK, TIMER1_CH0, TIMER1_ETI
				Additional: ADC_IN5
				Default: PA6
PA6	12	I/O		Alternate: SPI0_MISO, TIMER2_CH0, TIMER0_BKIN,
1 70	12	1/0		TIMER15_CH0, EVENTOUT
				Additional: ADC_IN6
				Default: PA7
PA7	13	I/O		Alternate: SPI0_MOSI, TIMER2_CH1, TIMER13_CH0,
174	10	","		TIMER0_CH0_ON, TIMER16_CH0, EVENTOUT
		Additional: ADC_IN7		Additional: ADC_IN7
PB0	14	I/O		Default: PB0
. 50		., 0		Alternate: TIMER2_CH2, TIMER0_CH1_ON,





		Pin	I/O	
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description
				USART1_RX, EVENTOUT
				Additional: ADC_IN8
				Default: PB1
PB1	15	I/O		Alternate: TIMER2_CH3, TIMER13_CH0,
FBI	13	1/0		TIMER0_CH2_ON, SPI1_SCK ⁽⁵⁾
				Additional: ADC_IN9
Vss	16	Р		Default: Vss
V _{DD}	17	Р		Default: V _{DD}
				Default: PA8
PA8	18	I/O	5VT	Alternate: USART0_CK, TIMER0_CH0, CK_OUT,
				USART1_TX, EVENTOUT,CTC_SYNC
				Default: PA9
PA9	19	I/O	5VT	Alternate: USART0_TX, TIMER0_CH1, TIMER14_BKIN ,
				I2C0_SCL
				Default: PA10
PA10	20	I/O	5VT	Alternate: USART0_RX, TIMER0_CH2, TIMER16_BKIN,
				I2C0_SDA
PA13	21	I/O	5VT	Default: PA13
1713	21	1/0	371	Alternate: IFRP_OUT, SWDIO, SPI1_MISO(5)
			5VT	Default: PA14
PA14	22	I/O		Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , SWCLK,
				SPI1_MOSI ⁽⁵⁾
		I/O	5VT	Default: PA15
PA15	23			Alternate: SPI0_NSS , USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ ,
				TIMER1_CH0, TIMER1_ETI, SPI1_NSS ⁽⁵⁾ , EVENTOUT
PB3	24	I/O	5VT	Default: PB3
				Alternate: SPI0_SCK, TIMER1_CH1, EVENTOUT
PB4	25	I/O	5VT	Default: PB4
				Alternate: SPI0_MISO, TIMER2_CH0, EVENTOUT
				Default: PB5
PB5	26	I/O	5VT	Alternate: SPI0_MOSI, I2C0_SMBA, TIMER15_BKIN, TIMER2_CH1
				Additional:WKUP5
				Default: PB6
PB6	27	I/O	5VT	Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON
				Default: PB7
PB7	28	I/O	5VT	Alternate: I2C0_SDA, USART0_RX, TIMER16_CH0_ON
воото	1	I		Default: BOOT0
50010	'	<u>'</u>		Poladit. DOOTO

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available on GD32F330G4 devices only.
- (4) Functions are available on GD32F330GB/8/6 devices.
- (5) Functions are available on GD32F330GB/8 devices.



2.6.5 GD32F330Fx TSSOP20 pin definitions

Table 2-7. GD32F330Fx TSSOP20 pin definitions

Dim M	D:	Pin	I/O	F	
Pin Name	Pins	Type ⁽¹⁾	Level ⁽²⁾	Functions description	
				Default: PF0	
PF0-OSCIN	2	I/O	5VT	Alternate: CTC_SYNC	
				Additional: OSCIN	
PF1-	3	I/O	5VT	Default: PF1	
OSCOUT	3	1/0	371	Additional: OSCOUT	
NRST	4	I/O		Default: NRST	
V_{DDA}	5	Р		Default: V _{DDA}	
				Default: PA0	
PA0-WKUP	6	I/O		Alternate: USART0_CTS ⁽³⁾ , USART1_CTS ⁽⁴⁾ ,	
PAU-WKUP	6	1/0		TIMER1_CH0, TIMER1_ETI, I2C1_SCL(5)	
				Additional: ADC_IN0, RTC_TAMP1, WKUP0	
				Default: PA1	
PA1	7	I/O		Alternate: USART0_RTS ⁽³⁾ , USART1_RTS ⁽⁴⁾ ,	
FAI	,	1/0		TIMER1_CH1, I2C1_SDA(5), EVENTOUT	
				Additional: ADC_IN1	
				Default: PA2	
PA2	8	I/O		Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , TIMER1_CH2,	
1 7/2				TIMER14_CH0	
				Additional: ADC_IN2	
		I/O		Default: PA3	
PA3	9			Alternate: USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ ,	
				TIMER1_CH3, TIMER14_CH1	
				Additional: ADC_IN3	
		10 I/O		Default: PA4	
PA4	10			Alternate: SPI0_NSS, USART0_CK ⁽³⁾ , USART1_CK ⁽⁴⁾ ,	
				TIMER13_CH0, SPI1_NSS ⁽⁵⁾	
				Additional: ADC_IN4	
				Default: PA5	
PA5	11	I/O		Alternate: SPI0_SCK, TIMER1_CH0, TIMER1_ETI	
				Additional: ADC_IN5	
				Default: PA6	
PA6	12	I/O		Alternate: SPI0_MISO, TIMER2_CH0, TIMER0_BKIN,	
				TIMER15_CH0, EVENTOUT	
				Additional: ADC_IN6	
				Default: PA7	
PA7	13	I/O		Alternate: SPI0_MOSI, TIMER2_CH1, TIMER13_CH0,	
				TIMER0_CH0_ON, TIMER16_CH0, EVENTOUT Additional: ADC_IN7	
	1			Default: PB1	
				Alternate: TIMER2_CH3, TIMER13_CH0,	
PB1	14	I/O		TIMER0_CH2_ON, SPI1_SCK ⁽⁵⁾	
				Additional: ADC_IN9	
]	Auditional. ADC_INS	



GD32F330xx Datasheet

Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description		
Vss	15	Р		Default: Vss		
V_{DD}	16	Р		Default: V _{DD}		
				Default: PA9		
PA9	17	I/O	5VT	Alternate: USART0_TX, TIMER0_CH1, TIMER14_BKIN,		
				12C0_SCL		
				Default: PA10		
PA10	18	I/O	5VT	Alternate: USART0_RX, TIMER0_CH2, TIMER16_BKIN,		
				I2C0_SDA		
DA40	40	1/0	E) /T	Default: PA13		
PA13	19	I/O	5VT	Alternate: IFRP_OUT, SWDIO, SPI1_MISO(5)		
				Default: PA14		
PA14 20		I/O	5VT	Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , SWCLK,		
			SPI1_MOSI ⁽⁵⁾			
воото	1	1		Default: BOOT0		

Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available on GD32F330F4 devices only.
- (4) Functions are available on GD32F330FB/8/6 devices.
- (5) Functions are available on GD32F330FB/8 devices.



2.6.6 GD32F330xx pin alternate functions

Table 2-8. Port A alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6
PA0		USART0_CTS ⁽¹⁾ USART1_CTS ⁽²⁾	TIMER1_CH0 TIMER1_ETI		I2C1_SCL ⁽³⁾		
PA1	EVENTOUT	USARTO_RTS ⁽¹⁾ USART1_RTS ⁽²⁾	TIMER1_CH1		I2C1_SDA ⁽³⁾		
PA2	TIMER14_CH 0	USART0_TX ⁽¹⁾ USART1_TX ⁽²⁾	TIMER1_CH2				
PA3	TIMER14_CH 1	USART0_RX ⁽¹⁾ USART1_RX ⁽²⁾	TIMER1_CH3				
PA4	SPI0_NSS	USART0_CK ⁽¹⁾ USART1_CK ⁽²⁾			TIMER13_C H0		SPI1_NSS ⁽³
PA5	SPI0_SCK		TIMER1_CH0/ TIMER1_ETI				
PA6	SPI0_MISO	TIMER2_CH0	TIMER0_BKIN			TIMER15 _CH0	EVENTOUT
PA7	SPI0_MOSI	TIMER2_CH1	TIMER0_CH0_ ON		TIMER13_C H0	TIMER16 _CH0	EVENTOUT
PA8	CK_OUT	USART0_CK	TIMER0_CH0	EVENTOU T	USART1_TX		CTC_SYNC
PA9	TIMER14_BK IN	USART0_TX	TIMER0_CH1		I2C0_SCL		
PA10	TIMER16_BK IN	USARTO_RX	TIMER0_CH2		I2C0_SDA		
PA11	EVENTOUT	USART0_CTS	TIMER0_CH3				SPI1_IO2 ⁽³⁾
PA12	EVENTOUT	USART0_RTS	TIMER0_ETI				SPI1_IO3 ⁽³⁾
PA13	SWDIO	IFRP_OUT					SPI1_MISO ⁽
PA14	SWCLK	USART0_TX ⁽¹⁾ USART1_TX ⁽²⁾					SPI1_MOSI ⁽
PA15	SPI0_NSS	USART0_RX ⁽¹⁾ USART1_RX ⁽²⁾	TIMER1_CH0/ TIMER1_ETI	EVENTOU T			SPI1_NSS ⁽³



Table 2-9. Port B alternate functions summary

Table 2-9. Fort B atternate functions summary								
Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	
PB0	EVENTOUT	TIMER2_CH2	TIMER0_CH1_ON		USART1_ RX ⁽²⁾			
PB1	TIMER13_CH 0	TIMER2_CH3	TIMER0_CH2_ON				SPI1_SCK ⁽³	
PB2								
PB3	SPI0_SCK	EVENTOUT	TIMER1_CH1					
PB4	SPI0_MISO	TIMER2_CH0	EVENTOUT					
PB5	SPI0_MOSI	TIMER2_CH1	TIMER15_BKIN	I2C0_SMBA				
PB6	USART0_TX	I2C0_SCL	TIMER15_CH0_O N					
PB7	USARTO_RX	I2C0_SDA	TIMER16_CH0_O N					
PB8		I2C0_SCL	TIMER15_CH0					
PB9	IFRP_OUT	I2C0_SDA	TIMER16_CH0	EVENTOUT				
PB10		I2C0_SCL ^{(1),} I2C1_SCL ⁽³⁾	TIMER1_CH2				SPI1_IO2 ⁽³⁾	
PB11	EVENTOUT	I2C0_SDA ^{(1),} I2C1_SDA ⁽³⁾	TIMER1_CH3				SPI1_IO3 ⁽³⁾	
PB12	SPI0_NSS ⁽¹⁾ SPI1_NSS ⁽³⁾	EVENTOUT	TIMER0_BKIN		I2C1_SM BA ⁽³⁾			
PB13	SPI0_SCK ⁽¹⁾ SPI1_SCK ⁽³⁾		TIMER0_CH0_ON					
PB14	SPI0_MISO ⁽¹⁾ SPI1_MISO ⁽³⁾	TIMER14_CH0	TIMER0_CH1_ON					
PB15	SPI0_MOSI ⁽¹⁾ SPI1_MOSI ⁽³⁾	TIMER14_CH1	TIMER0_CH2_ON	TIMER14_CH0 _ON				



Table 2-10. Port C alternate functions summary

Pin	AF0	AF1	AF2	AF3	AF4	AF5	AF6
Name							
PC0	EVENTOUT						
PC1	EVENTOUT						
PC2	EVENTOUT						
PC3	EVENTOUT						
PC4	EVENTOUT						
PC5							
PC6	TIMER2_CH0						
PC7	TIMER2_CH1						
PC8	TIMER2_CH2						
PC9	TIMER2_CH3						
PC10							
PC11							
PC12							
PC13							
PC14							
PC15							

Table 2-11. Port D alternate functions summary

Pin							
Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6
PD0							
PD1							
PD2	TIMER2_ETI						
PD3							
PD4							
PD5							
PD6							
PD7							
PD8							
PD9							
PD10							
PD11							
PD12							
PD13							
PD14							
PD15							



Table 2-12. Port F alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6
PF0	CTC_SYNC						
PF1							
PF2							
PF3							
PF4	EVENTOUT						
PF5	EVENTOUT						
PF6	I2C0_SCL ⁽¹⁾						
PF6	I2C1_SCL(3)						
PF7	I2C0_SDA ⁽¹⁾						
FF7	I2C1_SDA(3)						
PF8							
PF9							
PF10							
PF11							
PF12							
PF13							
PF14							
PF15							

- (1) Functions are available on GD32F330x4 devices only.
- (2) Functions are available on GD32F330xB/8/6 devices.
- (3) Functions are available on GD32F330xB/8 devices.



3 Functional description

3.1 ARM® Cortex®-M4 core

The ARM® Cortex®-M4 processor is a high performance embedded processor with DSP instructions which allow efficient signal processing and complex algorithm execution. It brings an efficient, easy-to-use blend of control and signal processing capabilities to meet the digital signal control markets demand. The processor is highly configurable enabling a wide range of implementations from those requiring memory protection and powerful trace technology to cost sensitive devices requiring minimal area, while delivering outstanding computational performance and an advanced system response to interrupts.

32-bit ARM® Cortex®-M4 processor core

- Up to 84 MHz operation frequency
- Single-cycle multiplication and hardware divider
- Floating Point Unit (FPU)
- Integrated DSP instructions
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer

The Cortex®-M4 processor is based on the ARMv7-M architecture and supports both Thumb and Thumb-2 instruction sets. Some system peripherals listed below are also provided by Cortex®-M4:

- Internal Bus Matrix connected with ICode bus, DCode bus, system bus, Private Peripheral Bus (PPB) and debug accesses (AHB-AP)
- Nested Vectored Interrupt Controller (NVIC)
- Flash Patch and Breakpoint (FPB)
- Data Watchpoint and Trace (DWT)
- Instrument Trace Macrocell (ITM)
- Serial Wire JTAG Debug Port (SWJ-DP)
- Trace Port Interface Unit (TPIU)

3.2 On-chip memory

- Up to 128 Kbytes of Flash memory
- Up to 16 Kbytes of SRAM with hardware parity checking

The ARM® Cortex®-M4 processor is structured in Harvard architecture which can use separate buses to fetch instructions and load/store data. 128 Kbytes of inner Flash and 16 Kbytes of inner SRAM at most is available for storing programs and data, both accessed (R/W) at CPU clock speed with zero wait states. *Table 2-2. GD32F330xx memory map* shows the memory map of the GD32F330xx series of devices, including code, SRAM, peripheral, and other pre-defined regions.



3.3 Clock, reset and supply management

- Internal 8 MHz factory-trimmed RC and external 4 to 32 MHz crystal oscillator
- Internal 48 MHz RC oscillator
- Internal 28 MHz RC oscillator
- Internal 40 KHz RC calibrated oscillator and external 32.768 KHz crystal oscillator
- Integrated system clock PLL
- 2.6 to 3.6 V application supply and I/Os
- Supply Supervisor: POR (Power On Reset), PDR (Power Down Reset), and low voltage detector (LVD)

The Clock Control Unit (CCU) provides a range of oscillator and clock functions. These include speed internal RC oscillator and external crystal oscillator, high speed and low speed two types. Several prescalers allow the frequency configuration of the AHB and two APB domains. The maximum frequency of the AHB, APB2 and APB1 domains is 84 MHz/42 MHz. See <u>Figure 2-7. GD32F330xx clock tree</u> for details on the clock tree.

The Reset Control Unit (RCU) controls three kinds of reset: system reset resets the processor core and peripheral IP components. Power-on reset (POR) and power-down reset (PDR) are always active, and ensures proper operation starting from 2.6 V and down to 1.8V. The device remains in reset mode when V_{DD} is below a specified threshold. The embedded low voltage detector (LVD) monitors the power supply, compares it to the voltage threshold and generates an interrupt as a warning message for leading the MCU into security.

Power supply schemes:

- V_{DD} range: 2.6 to 3.6 V, external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA}, V_{DDA} range: 2.6 to 3.6 V, external analog power supplies for ADC, reset blocks, RCs and PLL.
- V_{BAT} range: 1.8 to 3.6 V, power supply for RTC, external clock 32 KHz oscillator and backup registers (through power switch) when V_{DD} is not present.

3.4 Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from main Flash memory (default)
- Boot from system memory
- Boot from on-chip SRAM

In default condition, boot from main Flash memory is selected. The boot loader is located in the internal boot ROM memory (system memory). It is used to reprogram the Flash memory by using USART0 (PA9 and PA10) or USART1 (PA14 and PA15).



3.5 Power saving modes

The MCU supports three kinds of power saving modes to achieve even lower power consumption. They are sleep mode, deep-sleep mode, and standby mode. These operating modes reduce the power consumption and allow the application to achieve the best balance between the CPU operating time, speed and power consumption.

■ Sleep mode

In sleep mode, only the clock of CPU core is off. All peripherals continue to operate and any interrupt/event can wake up the system.

■ Deep-sleep mode

In deep-sleep mode, all clocks in the 1.2V domain are off, and all of the high speed crystal oscillator (IRC8M, HXTAL) and PLL are disabled. Only the contents of SRAM and registers are retained. Any interrupt or wakeup event from EXTI lines can wake up the system from the deep-sleep mode including the 16 external lines, the RTC alarm, RTC tamper and timestamp, LVD output and USART wakeup. When exiting the deep-sleep mode, the IRC8M is selected as the system clock.

■ Standby mode

In standby mode, the whole 1.2V domain is power off, the LDO is shut down, and all of IRC8M, HXTAL and PLL are disabled. The contents of SRAM and registers (except backup registers) are lost. There are four wakeup sources for the standby mode, including the external reset from NRST pin, the RTC alarm, the FWDGT reset, and the rising edge on WKUP pin.

3.6 Analog to digital converter (ADC)

- 12-bit SAR ADC's conversion rate is up to 2.86 MSPS
- 12-bit, 10-bit, 8-bit or 6-bit configurable resolution
- Hardware oversampling ratio adjustable from 2 to 256x improves resolution to 16-bit
- Input voltage range: V_{SSA} to V_{DDA} (2.6 to 3.6 V)
- Temperature sensor

One 12-bit 2.86 MSPS multi-channel ADCs are integrated in the device. It has a total of 19 multiplexed channels: 16 external channels, 1 channel for internal temperature sensor (V_{SENSE}), 1 channel for internal reference voltage (V_{REFINT}) and 1 channel for battery voltage (V_{BAT}). The input voltage range is between V_{SSA} and V_{DDA}. An on-chip hardware oversampling scheme improves performance while off-loading the related computational burden from the CPU. An analog watchdog block can be used to detect the channels, which are required to remain within a specific threshold window. A configurable channel management block can be used to perform conversions in single, continuous, scan or discontinuous mode to support more advanced use.

The ADC can be triggered from the events generated by the general level 0 timers (TIMERx,x=1,2) and the advanced timer (TIMER0) with internal connection. The temperature



sensor can be used to generate a voltage that varies linearly with temperature. It is internally connected to the ADC_IN16 input channel which is used to convert the sensor output voltage in a digital value.

3.7 DMA

- 7 channel DMA controller
- Peripherals supported: Timers, ADC, SPIs, I2Cs, USARTs

The flexible general-purpose DMA controllers provide a hardware method of transferring data between peripherals and/or memory without intervention from the CPU, thereby freeing up bandwidth for other system functions. Three types of access method are supported: peripheral to memory, memory to peripheral, memory to memory.

Each channel is connected to fixed hardware DMA requests. The priorities of DMA channel requests are determined by software configuration and hardware channel number. Transfer size of source and destination are independent and configurable.

3.8 General-purpose inputs/outputs (GPIOs)

- Up to 55 fast GPIOs, all mappable on 16 external interrupt lines
- Analog input/output configurable
- Alternate function input/output configurable

There are up to 55 general purpose I/O pins (GPIO) in GD32F330xx, named PA0 ~ PA15 and PB0 ~ PB15, PC0 ~ PC15, PD2, PF0, PF1, PF4-PF7 to implement logic input/output functions. Each of the GPIO ports has related control and configuration registers to satisfy the requirements of specific applications. The external interrupts on the GPIO pins of the device have related control and configuration registers in the Interrupt/event controller (EXTI). The GPIO ports are pin-shared with other alternative functions (AFs) to obtain maximum flexibility on the package pins. Each of the GPIO pins can be configured by software as output (pushpull, open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current capable except for analog inputs.

3.9 Timers and PWM generation

- One 16-bit advanced timer (TIMER0), one 32-bit general timer (TIMER1) and five 16-bit general timers (TIMER2, TIMER13 ~ TIMER16)
- Up to 4 independent channels of PWM, output compare or input capture for each general timer and external trigger input
- 16-bit, motor control PWM advanced timer with programmable dead-time generation for output match



- Encoder interface controller with two inputs using quadrature decoder
- 24-bit SysTick timer down counter
- 2 watchdog timers (free watchdog timer and window watchdog timer)

The advanced timer (TIMER0) can be used as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable dead-time generation. It can also be used as a complete general timer. The 4 independent channels can be used for input capture, output compare, PWM generation (edge-aligned or center-aligned mode) and single pulse mode output. If configured as a general 16-bit timer, it has the same functions as the TIMERx timer. It can be synchronized with external signals or to interconnect with other general timers together which have the same architecture and features.

The general timer can be used for a variety of purposes including general time, input signal pulse width measurement or output waveform generation such as a single pulse generation or PWM output, up to 4 independent channels for input capture/output compare. TIMER1 is based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. TIMER2 is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. TIMER13 ~ TIMER16 is based on a 16-bit auto-reload upcounter and a 16-bit prescaler. The general timer also supports an encoder interface with two inputs using quadrature decoder.

The GD32F330xx have two watchdog peripherals, free watchdog and window watchdog. They offer a combination of high safety level, flexibility of use and timing accuracy.

The free watchdog timer includes a 12-bit down-counting counter and an 8-bit prescaler. It is clocked from an independent 40 KHz internal RC and as it operates independently of the main clock, it can operate in deep-sleep and standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management.

The window watchdog is based on a 7-bit down counter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early wakeup interrupt capability and the counter can be frozen in debug mode.

The SysTick timer is dedicated for OS, but could also be used as a standard down counter. The features are shown below:

- A 24-bit down counter
- Auto reload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

3.10 Real time clock (RTC)

- Independent binary-coded decimal (BCD) format timer/counter with five 32-bit backup registers.
- Calendar with subsecond, seconds, minutes, hours, week day, date, year and month



automatically correction

- Alarm function with wake up from deep-sleep and standby mode capability
- On-the-fly correction for synchronization with master clock. Digital calibration with 0.954 ppm resolution for compensation of quartz crystal inaccuracy.

The real time clock is an independent timer which provides a set of continuously running counters in backup registers to provide a real calendar function, and provides an alarm interrupt or an expected interrupt. It is not reset by a system or power reset, or when the device wakes up from standby mode. In the RTC unit, there are two prescalers used for implementing the calendar and other functions. One prescaler is a 7-bit asynchronous prescaler and the other is a 15-bit synchronous prescaler.

3.11 Inter-integrated circuit (I2C)

- Up to two I2C bus interfaces can support both master and slave mode with a frequency up to 1 MHz (Fast mode plus)
- Provide arbitration function, optional PEC (packet error checking) generation and checking
- Supports 7-bit and 10-bit addressing mode and general call addressing mode

The I2C interface is an internal circuit allowing communication with an external I2C interface which is an industry standard two line serial interface used for connection to external hardware. These two serial lines are known as a serial data line (SDA) and a serial clock line (SCL). The I2C module provides different data transfer rates: up to 100 KHz in standard mode, up to 400 KHz in the fast mode and up to 1 MHz in the fast mode plus. The I2C module also has an arbitration detect function to prevent the situation where more than one master attempts to transmit data to the I2C bus at the same time. A CRC-8 calculator is also provided in I2C interface to perform packet error checking for I2C data.

3.12 Serial peripheral interface (SPI)

- Up to two SPI interfaces with a frequency of up to 21 MHz
- Support both master and slave mode
- Hardware CRC calculation and transmit automatic CRC error checking

The SPI interface uses 4 pins, among which are the serial data input and output lines (MISO & MOSI), the clock line (SCK) and the slave select line (NSS). Both SPIs can be served by the DMA controller. The SPI interface may be used for a variety of purposes, including simplex synchronous transfers on two lines with a possible bidirectional data line or reliable communication using CRC checking.



3.13 Universal synchronous asynchronous receiver transmitter (USART)

- Up to two USARTs with operating frequency up to 5.25 MB/s
- Supports both asynchronous and clocked synchronous serial communication modes
- IrDA SIR encoder and decoder support
- LIN break generation and detection
- ISO 7816-3 compliant smart card interface

The USART (USART0, USART1) are used to translate data between parallel and serial interfaces, provides a flexible full duplex data exchange using synchronous or asynchronous transfer. It is also commonly used for RS-232 standard communication. The USART includes a programmable baud rate generator which is capable of dividing the system clock to produce a dedicated clock for the USART transmitter and receiver. The USART also supports DMA function for high speed data communication.

3.14 Debug mode

Serial wire JTAG debug port (SWJ-DP)

The ARM® SWJ-DP Interface is embedded and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

3.15 Package and operation temperature

- LQFP64 (GD32F330Rx), LQFP48 (GD32F330Cx), QFN32 (GD32F330Kx), QFN28 (GD32F330Gx) and TSSOP20 (GD32F330Fx)
- Operation temperature range: -40°C to +85°C (industrial level)
- Operation temperature range: -20°C to +85°C (commercial level)



4 Electrical characteristics

4.1 Absolute maximum ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 4-1. Absolute maximum ratings(1) (4)

Symbol	Parameter	Min	Max	Unit
V_{DD}	External voltage range(2)	V _{SS} - 0.3	V _{SS} + 3.6	V
V_{DDA}	External analog supply voltage	V _{SSA} - 0.3	V _{SSA} + 3.6	V
V_{BAT}	External battery supply voltage	V _{SS} - 0.3	V _{SS} + 3.6	٧
Vin	Input voltage on 5V tolerant pin ⁽³⁾	V _{SS} - 0.3	V _{DD} + 3.6	V
VIN	Input voltage on other I/O	Vss - 0.3	3.6	V
$ \Delta V_{DDx} $	Variations between different V_{DD} power pins	_	50	mV
V _{SSX} -V _{SS}	Variations between different ground pins	_	50	mV
lio	Maximum current for GPIO pin	_	±25	mA
TA	Operating temperature range	-40	+85	°C
T _{STG}	Storage temperature range	-55	+150	°C
TJ	Maximum junction temperature	_	125	°C

^{(1).} Guaranteed by design, not tested in production.

4.2 Operating conditions characteristics

Table 4-2. DC operating conditions

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
V _{DD}	Supply voltage	_	2.6	3.3	3.6	V
V _{DDA}	Analog supply voltage	Same as V _{DD}	2.6	3.3	3.6	V
V _{BAT}	Battery supply voltage		1.8	1	3.6	

^{(1).} Based on characterization, not tested in production.


Figure 4-1. Recommended power supply decoupling capacitors (1) (2)

^{(2).} All main power and ground pins should be connected to an external power source within the allowable range.

^{(3).} V_{IN} maximum value cannot exceed 6.5 V.

^{(4).} It is recommended that V_{DD} and V_{DDA} are powered by the same source. The maximum difference between V_{DD} and V_{DDA} does not exceed 300 mV during power-up and operation.





- (1). The V_{REF+} and V_{REF-} pins are only available on no less than 100-pin packages, or else the V_{REF+} and V_{REF-} pins are not available and internally connected to V_{DDA} and V_{SSA} pins.
- (2). All decoupling capacitors need to be as close as possible to the pins on the PCB board.

Table 4-3. Clock frequency

Symbol	Parameter	Conditions	Min	Max	Unit
f _{HCLK1}	AHB1 clock frequency	_	0	84	MHz
f _{HCLK2}	AHB2 clock frequency	_	0	84	MHz
f _{APB1}	APB1 clock frequency	_	0	42	MHz
f _{APB2}	APB2 clock frequency	_	0	42	MHz

Table 4-4. Operating conditions at Power up/ Power down(1)

Symbol	Parameter	Conditions	Min	Max	Unit
4	V _{DD} rise time rate		0	8	//
tvdd	V _{DD} fall time rate	_	20	8	µs /V

^{(1).} Based on characterization, not tested in production.

Table 4-5. Start-up timings of Operating conditions(1)(2)(3)

Symbol	Parameter	Conditions	Тур	Unit
4	Start up time	Clock source from HXTAL	37	ma
₹start-up	Start-up time	Clock source from IRC8M	37	ms

- (1). Based on characterization, not tested in production.
- (2). After power-up, the start-up time is the time between the rising edge of NRST high and the main function.
- (3). PLL is off.

Table 4-6. Power saving mode wakeup timings characteristics(1)(2)

Symbol	Parameter	Тур	Unit
tsleep	Wakeup from Sleep mode	3.4	
4-	Wakeup from Deep-sleep mode (LDO On)	5.3	μs
TDeep-sleep	Wakeup from Deep-sleep mode (LDO in low power mode)	5.3	
tStandby	Wakeup from Standby mode	37.9	ms

^{(1).} Based on characterization, not tested in production.



(2). The wakeup time is measured from the wakeup event to the point at which the application code reads the first instruction under the below conditions: $V_{DD} = V_{DDA} = 3.3 \text{ V}$, IRC8M = System clock = 8 MHz.

4.3 Power consumption

The power measurements specified in the tables represent that code with data executing from on-chip Flash with the following specifications.

Table 4-7.Power consumption characteristics(1) (2) (3) (3) (4) (5)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, System clock = 84 MHz, All peripherals enabled	_	19.86	_	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 8 \text{ MHz},$ System clock = 84 MHz, All peripherals disabled	_	15.14		mA
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, System clock = 72 MHz, All peripherals enabled	_	17.22		mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 8 \text{ MHz},$ System clock = 72 MHz, All peripherals disabled	_	13.18	l	mA
	Supply current (Run mode)	$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 8 \text{ MHz},$ System clock = 48 MHz, All peripherals enabled	_	11.99	l	mA
IDD + IDDA		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, System clock = 48 MHz, All peripherals disabled	_	9.30	l	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 8 \text{ MHz},$ System clock = 36 MHz, All peripherals enabled	_	9.36	l	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 8 \text{ MHz},$ System clock = 36 MHz, All peripherals disabled		7.36	l	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{ HXTAL} = 8 \text{ MHz},$ System clock = 24 MHz, All peripherals enabled		6.72	l	mA
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 8 \text{ MHz,}$ System clock = 24 MHz, All peripherals disabled	_	5.38	_	mA
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz, System clock = 16 MHz, All peripherals enabled	_	4.96	_	mA



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
-		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz,				
		System clock = 16 MHz, All peripherals		4.06	_	mA
		disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 8 \text{ MHz,}$				
		System clock = 8 MHz, All peripherals		3.22		mA
		enabled				
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 8 MHz,				
		System clock = 8 MHz, All peripherals	_	2.78	_	mΑ
		disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 4 \text{ MHz,}$				
		System clock = 4 MHz, All peripherals	_	0.94	_	mΑ
		enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 4 \text{ MHz,}$				
		System clock = 4 MHz, All peripherals	_	0.75	_	mΑ
		disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 2 \text{ MHz,}$				
		System clock = 2 MHz, All peripherals	_	0.56	_	mA
		enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 2 \text{ MHz,}$				
		System clock = 2 MHz, All peripherals		0.48	_	mA
		disabled				
		VDD = VDDA = 3.3 V, HXTAL = 8 MHz,				
		CPU clock off, System clock = 84 MHz, All	_	10.60	_	mA
		peripherals enabled				
		VDD = VDDA = 3.3 V, HXTAL = 8 MHz,				
		CPU clock off, System clock = 84 MHz, All	_	5.24	_	mA
		peripherals disabled				
		VDD = VDDA = 3.3 V, HXTAL = 8 MHz,				
		CPU clock off, System clock = 72 MHz, All	_	9.28	_	mA
		peripherals enabled				
	Supply current	VDD = VDDA = 3.3 V, HXTAL = 8 MHz,				
	(Sleep mode)	CPU clock off, System clock = 72 MHz, All	_	4.68	_	mA
	(5.55)	peripherals disabled				
		VDD = VDDA = 3.3 V, HXTAL = 8 MHz,				
		CPU clock off, System clock = 48 MHz, All	_	6.70	_	mA
		peripherals enabled				
		VDD = VDDA = 3.3 V, HXTAL = 8 MHz,				_
		CPU clock off, System clock = 48 MHz, All	_	3.62	_	mA
		peripherals disabled				
		VDD = VDDA = 3.3 V, HXTAL = 8 MHz,		.		_
		CPU clock off, System clock = 36 MHz, All	_	5.36	_	mA
		peripherals enabled				



Ī	Symbol	Parameter	Conditions	Min	Тур	Max	Unit
-			VDD = VDDA = 3.3 V, HXTAL = 8 MHz,				
			CPU clock off, System clock = 36 MHz, All	_	3.08	_	mA
			peripherals disabled				
			VDD = VDDA = 3.3 V, HXTAL = 8 MHz,				
			CPU clock off, System clock = 24 MHz, All	_	4.06	_	mΑ
			peripherals enabled				
			VDD = VDDA = 3.3 V, HXTAL = 8 MHz,				
			CPU clock off, System clock = 24 MHz, All	_	2.52	_	mA
			peripherals disabled				
			VDD = VDDA = 3.3 V, HXTAL = 8 MHz,				
			CPU clock off, System clock = 16 MHz, All	_	3.20	_	mA
			peripherals enabled				
			VDD = VDDA = 3.3 V, HXTAL = 8 MHz,				
			CPU clock off, System clock = 16 MHz, All	_	2.18	_	mΑ
			peripherals disabled				
			VDD = VDDA = 3.3 V, HXTAL = 8 MHz,				
			CPU clock off, System clock = 8 MHz, All	_	2.32	_	mA
			peripherals enabled				
			VDD = VDDA = 3.3 V, HXTAL = 8 MHz,				
			CPU clock off, System clock = 8 MHz, All	_	1.84	_	mΑ
			peripherals disabled				
			VDD = VDDA = 3.3 V, HXTAL = 4 MHz,				
			CPU clock off, System clock = 4 MHz, All	_	0.56	_	mΑ
			peripherals enabled				
			VDD = VDDA = 3.3 V, HXTAL = 4 MHz,				
			CPU clock off, System clock = 4 MHz, All	_	0.36	_	mA
			peripherals disabled				
			VDD = VDDA = 3.3 V, HXTAL = 2 MHz,				
			CPU clock off, System clock = 2 MHz, All	_	0.37	_	mΑ
			peripherals enabled				
			VDD = VDDA = 3.3 V, HXTAL = 2 MHz,				
				_	0.27	_	mΑ
			V _{DD} = V _{DDA} = 3.3 V, LDO in run mode,				
				_	117.06	330	μΑ
			mode				
	Supply current		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, LDO in low power				
		(Deep-sleep	mode, IRC40K off, RTC off, All GPIOs	_	91.98	330	μΑ
		mode)	analog mode				
		,	-				
				_	110.78	330	μΑ
			analog mode				
			IRC40K off, RTC off, All GPIOs analog mode V _{DD} = V _{DDA} = 3.3 V, LDO in low power mode, IRC40K off, RTC off, All GPIOs analog mode V _{DD} = V _{DDA} = 3.3 V, Main LDO in under drive mode, IRC40K off, RTC off, All GPIOs		117.06 91.98	330	μΑ




Cumphal	Devementes	Conditions	Min	T	May	110:4
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		$V_{DD} = V_{DDA} = 3.3 \text{ V}$, Low Power LDO in				
		under drive mode, IRC40K off, RTC off, All	_	85.92	330	μΑ
		GPIOs analog mode				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, LXTAL off, IRC40K on,}$	_	7.83	12.1	μA
		RTC on				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, LXTAL off, IRC40K on,}$	_	7.54	12.1	μΑ
	Supply current	RTC off				ľ
	(Standby mode)	$V_{DD} = V_{DDA} = 3.3 \text{ V, LXTAL off, IRC40K off,}$	_	6.85	12.1	μA
		RTC off, VDDA Monitor on		0.00		P 1
		V _{DD} = V _{DDA} = 3.3 V, LXTAL off, IRC40K off,	_	4.46	12.1	μA
		RTC off, VDDA Monitor off		4.40	12.1	μπ
		V _{DD} off, V _{DDA} off, V _{BAT} = 3.6 V, LXTAL on				
		with external crystal, RTC on, LXTAL High	_	1.74	_	μΑ
		driving				
		V _{DD} off, V _{DDA} off, V _{BAT} = 3.3 V, LXTAL on				
		with external crystal, RTC on, LXTAL High	_	1.59	_	μΑ
		driving				
		V _{DD} off, V _{DDA} off, V _{BAT} = 2.6 V, LXTAL on				
		with external crystal, RTC on, LXTAL High	_	1.38	_	μΑ
		driving				
		V_{DD} off, V_{DDA} off, $V_{BAT} = 3.6$ V, LXTAL on				
		with external crystal, RTC on, LXTAL	_	1.44	_	μΑ
		Medium High driving				
		V _{DD} off, V _{DDA} off, V _{BAT} = 3.3 V, LXTAL on				
		with external crystal, RTC on, LXTAL	_	1.29	_	μΑ
		Medium High driving				
		V _{DD} off, V _{DDA} off, V _{BAT} = 2.6 V, LXTAL on				
I _{BAT}	Battery supply	with external crystal, RTC on, LXTAL	_	1.09	_	μΑ
	current	Medium High driving				·
		V _{DD} off, V _{DDA} off, V _{BAT} = 3.6 V, LXTAL on				
		with external crystal, RTC on, LXTAL	_	1.15	_	μA
		Medium Low driving				
		V _{DD} off, V _{DDA} off, V _{BAT} = 3.3 V, LXTAL on				
		with external crystal, RTC on, LXTAL	_	1.00	_	μA
		Medium Low driving				
		V _{DD} off, V _{DDA} off, V _{BAT} = 2.6 V, LXTAL on				
		with external crystal, RTC on, LXTAL	_	0.80	_	μΑ
		Medium Low driving				
		V _{DD} off, V _{DDA} off, V _{BAT} = 3.6 V, LXTAL on				
		with external crystal, RTC on, LXTAL Low	_	1.07	_	μΑ
		driving				
		V _{DD} off, V _{DDA} off, V _{BAT} = 3.3 V, LXTAL on				
		with external crystal, RTC on, LXTAL Low	_	0.92	_	μA
		driving				
	1	I dirving		L	<u> </u>	<u> </u>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		V _{DD} off, V _{DDA} off, V _{BAT} = 2.6 V, LXTAL on with external crystal, RTC on, LXTAL Low		0.72	_	μA
		driving				

- (1). Based on characterization, not tested in production.
- (2). Unless otherwise specified, all values given for $T_A = 25$ °C and test result is mean value.
- (3). When System Clock is less than 4 MHz, an external source is used, and the HXTAL bypass function is needed, no PLL.
- (4). When System Clock is greater than 8 MHz, a crystal 8 MHz is used, and the HXTAL bypass function is closed, using PLL.
- (5). When analog peripheral blocks such as ADCs, DACs, HXTAL, LXTAL, IRC8M, or IRC40K are ON, an additional power consumption should be considered.

Figure 4-2. Typical supply current consumption in Run mode








Figure 4-3. Typical supply current consumption in Sleep mode

Table 4-8. Peripheral current consumption characteristics (1)

	Peripherials ⁽³⁾	Typical consumption at $T_A = 25$ °C (TYP) (1)	Unit
ALIDA	CRC	0.66	
AHB1	DMA	1.01	
	GPIOF	0.66	
	GPIOD	0.66	
AHB2	GPIOC	0.71	
	GPIOB	0.71	
	GPIOA	0.71	
	TIMER16	0.76	
	TIMER15	0.77	
	TIMER14	0.86	
APB2	USART0	0.84	mA
	TIMER0	1.15	
	SPI0	0.70	
	ADC	1.42	
	PMU	0.95	
	I2C1	0.70	
	I2C0	0.73	
APB1	USART1	0.68	
	SPI1	0.63	
	WWDGT	0.59	
	TIMER13	0.65	



Peripherials ⁽³⁾		Typical consumption at $T_A = 25$ °C (TYP) (1)	Unit
	TIMER2	0.93	
	TIMER1	1.01	

- (1). Based on characterization, not tested in production.
- (2). System clock = f_{HCLK} = 84 MHz, f_{APB1} = $f_{HCLK}/2$, f_{APB2} = f_{HCLK} , f_{ADCCLK} = $f_{APB2}/2$, ADCON bit is set to 1.
- (3). If there is no other description, then HXTAL = 8 MHz, System clock = f_{HCLK} = 84 MHz, f_{APB1} = f_{HCLK} /2, f_{APB2} = f_{HCLK} .

4.4 EMC characteristics

EMS (electromagnetic susceptibility) includes ESD (Electrostatic discharge, positive and negative) and FTB (Burst of Fast Transient voltage, positive and negative) testing result is given in <u>Table 4-9. EMS characteristics</u>, based on the EMS levels and classes compliant with IEC 61000 series standard.

Table 4-9. EMS characteristics(1)

Symbol	Parameter Conditions		Level/Class
	Voltage applied to all device pins to	$V_{DD} = 3.3 \text{ V}, T_A = 25 ^{\circ}\text{C},$	
V _{ESD}	induce a functional disturbance	LQFP64, f _{HCLK} = 108 MHz	ЗА
	induce a functional disturbance	conforms to IEC 61000-4-2	
	Fast transient voltage burst applied to	$V_{DD} = 3.3 \text{ V}, T_A = 25 \text{ °C},$	
V_{FTB}	induce a functional disturbance through	LQFP64, f _{HCLK} = 108 MHz	ЗА
	100 pF on V_{DD} and V_{SS} pins	conforms to IEC 61000-4-4	

^{(1).} Measurements were made performed on a similar LQFP64 device GD32F350RxT6.



4.5 Power supply supervisor characteristics

Table 4-10. Power supply supervisor characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		LVDT[2:0] = 000, rising edge	2.08	2.14	2.19	V
		LVDT[2:0] = 000, falling edge	1.99	2.03	2.08	V
		LVDT[2:0] = 001, rising edge	2.22	2.28	2.33	V
		LVDT[2:0] = 001, falling edge	2.13	2.17	2.22	V
	V _{LVD} ⁽¹⁾ Low Voltage Detector Threshold	LVDT[2:0] = 010, rising edge	2.36	2.42	2.47	V
		LVDT[2:0] = 010, falling edge	2.26	2.32	2.37	V
		LVDT[2:0] = 011, rising edge	2.49	2.55	2.62	V
V (1)		LVDT[2:0] = 011, falling edge	2.39	2.45	2.52	V
V LVD(*)		LVDT[2:0] = 100, rising edge	2.63	2.69	2.76	V
		LVDT[2:0] = 100, falling edge	2.53	2.59	2.66	V
		LVDT[2:0] = 101, rising edge	2.76	2.83	2.9	V
		LVDT[2:0] = 101, falling edge	2.66	2.73	2.79	V
		LVDT[2:0] = 110, rising edge	2.90	2.97	3.04	V
		LVDT[2:0] = 110, falling edge	2.80	2.87	2.93	V
		LVDT[2:0] = 111, rising edge	3.03	3.11	3.19	V
		LVDT[2:0] = 111, falling edge	2.94	3.01	3.07	٧
V _{LVDhyst} ⁽²⁾	LVD hysteresis	_	_	100	_	mV
V _{POR} ⁽¹⁾	Power on reset threshold		_	2.37	_	V
V _{PDR} ⁽¹⁾	Power down reset threshold	_	_	1.82	_	V
V _{PDRhyst} ⁽²⁾	PDR hysteresis		_	600	_	mV
trsttempo ⁽²⁾	Reset temporization		_	2	_	ms

^{(1).} Based on characterization, not tested in production.

^{(2).} Guaranteed by design, not tested in production.



4.6 Electrical sensitivity

The device is strained in order to determine its performance in terms of electrical sensitivity. Electrostatic discharges (ESD) are applied directly to the pins of the sample. Static latch-up (LU) test is based on the two measurement methods.

Table 4-11. ESD characteristics (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
Vesd(HBM)	Electrostatic discharge	T _A = 25 °C;					0000	V
	voltage (human body model)	JESD22-A114			6000	V		
V	Electrostatic discharge	T _A = 25 °C;			0000	W		
V _{ESD(CDM)}	voltage (charge device model)	JESD22-C101			2000	V		

^{(1).} Based on characterization, not tested in production.

Table 4-12. Static latch-up characteristics (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	I-test	T _A = 25 °C; JESD78	_	_	±200	mA
LU	V _{supply} over voltage	1A = 23 C, JESD/6			5.4	V

^{(1).} Based on characterization, not tested in production.

4.7 External clock characteristics

Table 4-13. High speed external clock (HXTAL) generated from a crystal/ceramic characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fhxtal ⁽¹⁾	Crystal or ceramic frequency	2.6 V ≤ V _{DD} ≤ 3.6 V	4	8	32	MHz
R _F ⁽²⁾	Feedback resistor	V _{DD} = 3.3 V		400	_	kΩ
Снхтац ⁽²⁾⁽³⁾	Recommended matching					
	capacitance on OSCIN and	_	_	20	30	pF
	OSCOUT					
Ducy _(HXTAL) ⁽²⁾	Crystal or ceramic duty cycle	_	30	50	70	%
I== a.v.=(1)	Crystal or ceramic operating	V _{DD} = 3.3 V, T _A = 25 °C		1.3		m A
I _{DD(HXTAL)} ⁽¹⁾	current	νω = 3.3 v, TA = 25 °C		1.3		mA
t _{SUHXTAL} (1)	Crystal or ceramic startup time	V _{DD} = 3.3 V, T _A = 25 °C	_	1.8	_	ms

^{(1).} Based on characterization, not tested in production.

Table 4-14. High speed external user clock characteristics (HXTAL in bypass mode)

^{(2).} Guaranteed by design, not tested in production.

^{(3).} Chxtal1 = Chxtal2 = 2*(Cload - Cs), For Chxtal1 and Chxtal2, it is recommended matching capacitance on OSCIN and OSCOUT. For Cload, it is crystal/ceramic load capacitance, provided by the crystal or ceramic manufacturer. For Cs, it is PCB and MCU pin stray capacitance.



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HXTAL_ext} ⁽¹⁾ External clock source or oscillator frequency		V _{DD} = 3.3 V	1	8	50	MHz
V _{HXTALH} ⁽²⁾	OSCIN input pin high level voltage	V 22V	$0.7~V_{DD}$	_	V_{DD}	V
V _{HXTALL} ⁽²⁾	OSCIN input pin low level voltage	evel voltage V _{DD} = 3.3 V		_	$0.3~V_{DD}$	
t _{H/L(HXTAL)} ⁽²⁾	OSCIN high or low time	_	5	_	_	20
tr/f(HXTAL)(2)	OSCIN rise or fall time	_	_	_	10	ns
C _{IN} ⁽¹⁾	OSCIN input capacitance	_	_	5	_	pF
Ducy _(HXTAL) (2)	Duty cycle	_	30	50	70	%

^{(1).} Based on characterization, not tested in production.

Table 4-15. Low speed external clock (LXTAL) generated from a crystal/ceramic characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LXTAL} (1)	Crystal or ceramic frequency	_		32.768		kHz
C _{LXTAL} ⁽²⁾⁽³⁾	Recommended matching capacitance on OSC32IN and OSC32OUT	-	ı	15		pF
Ducy _(LXTAL) (2)	Crystal or ceramic duty cycle	_	30	_	70	%
		LXTALDRI[1:0] = 11		1.3		
(1)	Crystal or ceramic operating	LXTALDRI[1:0] = 10		1.0		
IDDLXTAL (1)	current	LXTALDRI[1:0] = 01		0.7	ı	μA
		LXTALDRI[1:0] = 00	_	0.6		
t _{SULXTAL} (1)(4)	Crystal or ceramic startup time	_	_	1.8	_	s

^{(1).} Based on characterization, not tested in production.

Table 4-16. Low speed external user clock characteristics (LXTAL in bypass mode)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fuzza	External clock source or			_ 32.768	1000	kHz
f _{LXTAL_ext}	oscillator frequency			32.700	1000	KIIZ
V _{LXTALH} ⁽¹⁾	OSC32IN input pin high level		0.7 V _{DD}		V_{DD}	
V LXTALH \	voltage	_	0.7 000		עט י	V
V _{LXTALL} ⁽¹⁾	OSC32IN input pin low level	_	Voc		0.3 \/55	V
VLXTALL\ /	voltage	Vss — 0.3 V _D	0.3 VDD			
th/L(LXTAL) (1)	OSC32IN high or low time	_	450	_	_	
, ,						ns
tr/f(LXTAL) (1)	OSC32IN rise or fall time	_	_	_	50	

^{(2).} Guaranteed by design, not tested in production.

^{(2).} Guaranteed by design, not tested in production.

^{(3).} $C_{LXTAL1} = C_{LXTAL2} = 2*(C_{LOAD} - C_S)$, For C_{LXTAL1} and C_{LXTAL2} , it is recommended matching capacitance on OSC32IN and OSC32OUT. For C_{LOAD} , it is crystal/ceramic load capacitance, provided by the crystal or ceramic manufacturer. For CS, it is PCB and MCU pin stray capacitance.

^{(4).} tsulxtal is the startup time measured from the moment it is enabled (by software) to the 32.768 kHz oscillator stabilization flags is SET. This value varies significantly with the crystal manufacturer.



$C_{IN}^{(1)}$	OSC32IN input capacitance		5		pF
Ducy _(LXTAL) (1)	Duty cycle	30	50	70	%

^{(1).} Guaranteed by design, not tested in production.

4.8 Internal clock characteristics

Table 4-17. High speed internal clock (IRC8M) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	High Speed Internal					
firc8M	Oscillator (IRC8M)	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	_	8		MHz
	frequency					
		$V_{DD} = V_{DDA} = 3.3 \text{ V},$	-4.0		+5.0	%
	IDC9M appillator Fraguency	$T_A = -40 ^{\circ}\text{C} \sim +85 ^{\circ}\text{C}^{(1)}$	-4.0	_	+5.0	/0
	IRC8M oscillator Frequency	$V_{DD} = V_{DDA} = 3.3 \text{ V}, T_A = 0^{\circ}\text{C} \sim$	-2.0		+2.0	%
ACC _{IRC8M}	accuracy, Factory-trimmed	+85°C	-2.0	_	+2.0	70
ACCIRCSM		$V_{DD} = V_{DDA} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$	-1.0	_	+1.0	%
	IRC8M oscillator Frequency					
	accuracy, User trimming	_	_	0.5	_	%
	step ⁽¹⁾					
Duay (2)	IDCOM appillator duty avola	$V_{DD} = V_{DDA} = 3.3 V$,	45	50	EE	%
Ducyirc8M\-	IRC8M oscillator duty cycle	$f_{IRC8M} = 8 \text{ MHz}$	40	50	55	70
1(1)	IRC8M oscillator operating	$V_{DD} = V_{DDA} = 3.3 V$,		66		
IDDAIRC8M ⁽¹⁾	current	fircsm = 8 MHz	_	66		μA
. (1)	IRC8M oscillator startup	$V_{DD} = V_{DDA} = 3.3 V$,		_		
tsuirc8m ⁽¹⁾	time	$f_{IRC8M} = 8 \text{ MHz}$		2		μs

^{(1).} Based on characterization, not tested in production.

Table 4-18. Low speed internal clock (IRC40K) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{IRC40K} ⁽¹⁾	Low Speed Internal oscillator	$V_{DD} = V_{DDA} = 3.3 \text{ V},$	20	40	45	kHz
	(IRC40K) frequency	$T_A = -40 ^{\circ}\text{C} \sim +85 ^{\circ}\text{C}$		40	40	KIIZ
(2)	IRC40K oscillator operating	$V_{DD} = V_{DDA} = 3.3 \text{ V}, T_A =$		— 0.4		
IDDAIRC40K ⁽²⁾	current	25 °C	_			μA
tsuirc40K ⁽²⁾	IRC40K oscillator startup	$V_{DD} = V_{DDA} = 3.3 \text{ V}, T_A =$		110		
	time	25 °C	_	_ 110		μs

^{(1).} Guaranteed by design, not tested in production.

Table 4-19. High speed internal clock (IRC28M) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{IRC28M}	High Speed Internal Oscillator (IRC28M) frequency	$V_{DD} = V_{DDA} = 3.3 \text{ V}$		28		MHz
ACCIRC28M	IRC28M oscillator Frequency	$V_{DD} = V_{DDA} = 3.3 V$,	-4.0	_	+5.0	%

^{(2).} Guaranteed by design, not tested in production.

^{(2).} Based on characterization, not tested in production.



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	accuracy, Factory-trimmed	T _A = -40 °C ~ +85 °C ⁽²⁾				
		V _{DD} = V _{DDA} = 3.3 V, T _A = 0°C ~ +85°C	-2.0		+2.0	%
		V _{DD} = V _{DDA} = 3.3 V, T _A = 25°C	-1.0		+1.0	%
	IRC28M oscillator Frequency accuracy, User trimming step ⁽¹⁾	_	_	0.5	_	%
DIRC28M ⁽²⁾	IRC28M oscillator duty cycle	$V_{DD} = V_{DDA} = 3.3 \text{ V, firc}_{28M} =$ 28 MHz	45	50	55	%
IDDAIRC28M ⁽¹⁾	IRC28M oscillator operating current	V _{DD} = V _{DDA} = 3.3 V, f _{IRC28M} = 28 МНz		120	_	μΑ
tsuirc28M ⁽¹⁾	IRC28M oscillator startup time	$V_{DD} = V_{DDA} = 3.3 \text{ V, f}_{IRC28M} =$ 28 MHz		1.6	_	μs

^{(1).} Based on characterization, not tested in production.

Table 4-20. High speed internal clock (IRC48M) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	High Speed Internal					
f _{IRC48M}	Oscillator (IRC48M)	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	_	48	_	MHz
	frequency					
		$V_{DD} = V_{DDA} = 3.3 V$,	-4.0		+5.0	%
	IBC49M cocillator Fraguency	$T_A = -40 ^{\circ}\text{C} \sim +85 ^{\circ}\text{C}^{(1)}$	-4.0		+5.0	76
	accuracy, Factory-trimmed	$V_{DD} = V_{DDA} = 3.3 \text{ V}, T_A = 0^{\circ}\text{C} \sim$	-3.0			%
ACC:===:		+85°C	-3.0	_	+3.0	%
ACCIRC48M		V _{DD} = V _{DDA} = 3.3 V, T _A = 25°C	-2.0	_	+2.0	%
	IRC48M oscillator Frequency					
	accuracy, User trimming	_	_	0.12	_	%
	step ⁽¹⁾					
D: · · · (2)	IDC49M assellator duty avala	$V_{DD} = V_{DDA} = 3.3 \text{ V},$	1E	50	55	%
D _{IRC48M} ⁽²⁾	IRC48M oscillator duty cycle	f _{IRC28M} = 16 MHz	45 50	50	55	76
IDDAIRC48M ⁽¹⁾	IRC48M oscillator operating	$V_{DD} = V_{DDA} = 3.3 V$,		260		
IDDAIRC48M**/	current	f _{IRC28М} = 16 МНz		260		μA
taa(1)	IRC48M oscillator startup	$V_{DD} = V_{DDA} = 3.3 \text{ V},$		1 5		
tsuirc48M ⁽¹⁾	time	f _{IRC28M} = 16 MHz	_	1.5		μs

^{(1).} Based on characterization, not tested in production.

4.9 PLL characteristics

Table 4-21. PLL characteristics

^{(2).} Guaranteed by design, not tested in production.

^{(2).} Guaranteed by design, not tested in production.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PLLIN} ⁽¹⁾	PLL input clock frequency		1	_	25	MHz
f _{PLLOUT} (2)	PLL output clock frequency	_	16	_	84	MHz
f _{VCO} ⁽²⁾	PLL VCO output clock				84	MHz
IVCO	frequency				04	IVII IZ
t _{LOCK} (2)	PLL lock time	1	1	_	300	μs
I _{DDA} ^{(1) (3)}	Current consumption on VDDA	VCO freq = 84 MHz	1	270		μΑ
Jitter _{PLL} ⁽⁴⁾	Cycle to cycle Jitter (rms)	System alask		32.1		20
JILLETPLL	Cycle to cycle Jitter	System clock		255.6		ps
	(peak to peak)		_	200.0		

- (1). Based on characterization, not tested in production.
- (2). Guaranteed by design, not tested in production.
- (3). System clock = IRC8M = 8 MHz, fPLLOUT = 84 MHz.
- (4). Value given with main PLL running.

4.10 Memory characteristics

Table 4-22 Flash memory characteristics

Symbol	Parameter	Conditions	Min ⁽¹⁾	Typ ⁽¹⁾	Max ⁽²⁾	Unit
	Number of guaranteed					
PEcyc	program /erase cycles	_	100	_	_	kcycles
	before failure (Endurance)					
t _{RET}	Data retention time	1		20	_	years
wt _{PROG}	Word programming time	T _A = -40 °C ~ +85 °C		37.5	86	μs
terase	Page erase time	T _A = -40 °C ~ +85 °C		45	300	ms
tmerase(64KB)	Mass erase time	T _A = -40 °C ~ +85 °C		0.5	1.6	s

^{(1).} Based on characterization, not tested in production.

4.11 NRST pin characteristics

Table 4-23. NRST pin characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)} (1)	NRST Input low level voltage		-0.5		0.3 V _{DD}	\ /
V _{IH(NRST)} (1)	NRST Input high level voltage	$2.6 \text{ V} \leq \text{V}_{DD} =$	0.7 V _{DD}		V _{DD} + 0.5	>
V _{hyst}	Schmidt trigger Voltage hysteresis	V _{DDA} ≤ 3.6 V	_	140		mV
R _{pu} ⁽²⁾	Pull-up equivalent resistor	_	_	40	_	kΩ

 $[\]hbox{(1). Based on characterization, not tested in production.} \\$

^{(2).} Guaranteed by design, not tested in production.

^{(2).} Guaranteed by design, not tested in production.






Figure 4-4. Recommended external NRST pin circuit

4.12 **GPIO** characteristics

Table 4-24. I/O port DC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
M	Standard IO Low level input voltage	$2.6 \text{ V} \le \text{V}_{DD} = \text{V}_{DDA} \le 3.6 \text{ V}$	_	_	0.3 V _{DD}	٧
VıL	5V-tolerant IO Low level input voltage	$2.6 \text{ V} \le \text{V}_{DD} = \text{V}_{DDA} \le 3.6 \text{ V}$	_	_	0.3 V _{DD}	>
V	Standard IO High level input voltage	$2.6 \text{ V} \le \text{V}_{DD} = \text{V}_{DDA} \le 3.6 \text{ V}$	0.7 V _{DD}		_	V
ViH	5V-tolerant IO High level input voltage	$2.6 \text{ V} \le \text{V}_{DD} = \text{V}_{DDA} \le 3.6 \text{ V}$	0.7 V _{DD}	_	_	>
	Low level output voltage	$V_{DD} = 2.6 \text{ V}$	_	_	0.21	
VoL ⁽¹⁾	for 8 IO Pins	$V_{DD} = 3.3 \text{ V}$	_	_	0.19	V
	(each I _{IO} = +8 mA)	V _{DD} = 3.6 V	_	_	0.18	
	Low level output voltage	V _{DD} = 2.6 V	_	_	0.54	
Vol	for 8 IO Pins	$V_{DD} = 3.3 \text{ V}$	_	_	0.47	٧
	(each I _{IO} = +20 mA)	$V_{DD} = 3.6 \text{ V}$	_	_	0.45	
	High level output voltage	V _{DD} = 2.6 V	2.40	_	_	
VoH	for 8 IO Pins	V _{DD} = 3.3 V	3.10	_	_	٧
	(each I _{IO} = +8 mA)	$V_{DD} = 3.6 \text{ V}$	3.40	_	_	
	High level output voltage	$V_{DD} = 2.6 \text{ V}$	1.95	_	_	
$V_{OH}^{(1)}$	for 8 IO Pins	$V_{DD} = 3.3 \text{ V}$	2.73	_	_	٧
	(each I _{IO} = +20 mA)	V _{DD} = 3.6 V	3.07	_	_	

Symbol	Parar	neter	Conditions	Min	Тур	Max	Unit
R _{PU} ⁽²⁾	Internal pull-	All pins	V _{IN} = V _{SS}	30	40	50	kΩ
KPU ⁽⁻⁾	up resistor	PA10	_	7.5	10	13.5	kΩ
R _{PD} ⁽²⁾	Internal pull-	All pins	$V_{IN} = V_{DD}$	30	40	50	kΩ
KPD(=)	down resistor	PA10		7.5	10	13.5	kΩ


- (1). Based on characterization, not tested in production.
- (2). Guaranteed by design, not tested in production.

Table 4-25. I/O port AC characteristics (1) (2)

GPIOx_OSPD[1:0] bit value ⁽³⁾	Parameter	Conditions	Max	Unit
GPIOx_OSPD0->OSPDy[1:0] = X0	Maximum	$V_{DD} = 3.3 \text{ V}, C_L = 10 \text{ pF}$	20	
(IO_Speed = 2 MHz)	frequency ⁽⁴⁾	$V_{DD} = 3.3 \text{ V}, C_L = 30 \text{ pF}$	10	MHz
(10_opeeu = 2 IVII 12)	пециенсу	$V_{DD} = 3.3 \text{ V}, C_L = 50 \text{ pF}$	8	
GPIOx_OSPD0->OSPDy[1:0] = 01	Maximum	$V_{DD} = 3.3 \text{ V}, C_L = 10 \text{ pF}$	46	
(IO Speed = 10 MHz)	frequency ⁽⁴⁾	$V_{DD} = 3.3 \text{ V}, C_L = 30 \text{ pF}$	40	MHz
(10_Opeed = 10 Wil 12)	u = 10 MH2) Trequency	$V_{DD} = 3.3 \text{ V}, C_L = 50 \text{ pF}$	30	
GPIOx_OSPD0->OSPDy[1:0] = 11	Maximum	$V_{DD} = 3.3 \text{ V}, C_L = 10 \text{ pF}$	128	
(IO_Speed = 50 MHz)	frequency ⁽⁴⁾	$V_{DD} = 3.3 \text{ V}, C_L = 30 \text{ pF}$	120	MHz
(10_opeca = 60 Wii 12)	noquonoy	$V_{DD} = 3.3 \text{ V}, C_L = 50 \text{ pF}$	112	
GPIOx_OSPD0->OSPDy[1:0] = 11 and		$V_{DD} = 3.3 \text{ V}, C_L = 10 \text{ pF}$	144	
GPIOx_OSPD1->SPDy = 1	Maximum frequency ⁽⁴⁾	$V_{DD} = 3.3 \text{ V}, C_L = 30 \text{ pF}$	128	MHz
(IO_Speed mode = MAX)		$V_{DD} = 3.3 \text{ V}, C_L = 50 \text{ pF}$	116	

- (1). Based on characterization, not tested in production.
- (2). Unless otherwise specified, all test results given for $T_A = 25$ °C.
- (3). The I/O speed is configured using the GPIOx_OSPD0->OSPDy [1:0] bits. Refer to the GD32F3x0 user manual which is selected to set the GPIO port output speed.
- (4). The maximum frequency is defined in Figure 4-5, and maximum frequency cannot exceed 84 MHz.

Figure 4-5. I/O port AC characteristics definition



4.13 ADC characteristics

Table 4-26. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DDA} ⁽¹⁾	Operating voltage	_	2.6	3.3	3.6	V

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IN} ⁽¹⁾	ADC input voltage range		0	_	V_{DDA}	V
f _{ADC} ⁽¹⁾	ADC clock	_	0.1	_	40	MHz
		12-bit	0.007	_	2.86	
fs ⁽¹⁾	Compling rate	10-bit	0.008	_	3.33	MSPS
IS ^(·)	Sampling rate	8-bit	0.01	_	4.00	MOPO
		6-bit	0.011	_	5.00	
V _{AIN} ⁽¹⁾	Analog input voltage	16 external; 2 internal	0	_	V_{DDA}	V
R _{AIN} ⁽²⁾	External input impedance	See Equation 1	_	_	24	kΩ
R _{ADC} ⁽²⁾	Input sampling switch				0.2	kΩ
KADC ⁽⁻⁾	resistance	_		_	0.2	K12
C _{ADC} ⁽²⁾	Input sampling capacitance	No pin/pad capacitance			5.5	pF
CADG	input sampling capacitance	included			5.5	рг
t _{CAL} (2)	Calibration time	f _{ADC} = 40 MHz	_	3.12	_	μs
t _s (2)	Sampling time	$f_{ADC} = 40 \text{ MHz}$	0.036	_	5.7	μs
	Tatal conversion	12-bit	_	14	_	
t _{CONV} (2)	Total conversion	10-bit	_	12	_	1/5
ICONV-	time(including sampling	8-bit	_	10	_	1/ fadc
	time)	6-bit	_	8	_	
t _{SU} (2)	Startup time	_	_	_	1	μS

^{(1).} Based on characterization, not tested in production.

Equation 1: Rain max formula
$$R_{AIN} < \frac{T_s}{f_{ADC}*C_{ADC}*ln(2^{N+2})} - R_{ADC}$$

The formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

Table 4-27. ADC R_{AIN} max for f_{ADC} = 40 MHz (1)

T _s (cycles)	t _s (µs)	R _{AINmax} (kΩ)
1.5	0.04	0.47
7.5	0.18	3.15
13.5	0.32	5.82
28.5	0.68	12.55
41.5	0.99	18.35
55.5	1.32	24.55
71.5	1.70	NA
239.5	5.70	NA

^{(1).} Based on characterization, not tested in production.

Table 4-28. ADC dynamic accuracy at f_{ADC} = 28 MHz⁽¹⁾

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f _{ADC} = 28 MHz	_	10.3		bits
SNDR	Signal-to-noise and distortion ratio	$V_{DDA} = V_{DD} = 3.3 \text{ V}$	_	63.8	_	dB
SNR	Signal-to-noise ratio	Input Frequency = 20 kHz	_	64.5	1	иь

^{(2).} Guaranteed by design, not tested in production.

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
THD	Total harmonic distortion	Temperature = 25°C	_	-67.5	_	

^{(1).} Based on characterization, not tested in production.

Table 4-29. ADC dynamic accuracy at f_{ADC} = 30 MHz (1)

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f _{ADC} = 30 MHz	_	10.3	_	bits
SNDR	Signal-to-noise and distortion ratio	$V_{DDA} = V_{DD} = 3.3 \text{ V}$	_	63.8	_	
SNR	Signal-to-noise ratio	Input Frequency = 20 kHz	_	64.5	_	dB
THD	Total harmonic distortion	Temperature = 25 °C	_	-67.5	_	

^{(1).} Based on characterization, not tested in production.

Table 4-30.ADC dynamic accuracy at f_{ADC} = 36 MHz⁽¹⁾

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f _{ADC} = 36 MHz	10.3	10.4	_	bits
SNDR	Signal-to-noise and distortion ratio	$V_{DDA} = V_{DD} = 3.3 \text{ V}$	63.8	64.4	_	
SNR	Signal-to-noise ratio	Input Frequency = 20	64.2	65	_	dB
THD	Total harmonic distortion	kHz Temperature = 25°C	-70	-72	_	ub

^{(1).} Based on characterization, not tested in production.

Table 4-31. ADC static accuracy at f_{ADC} = 14 MHz⁽¹⁾

	-					
Symbol	Parameter	Test conditions	Тур	Max	Unit	
Offset	Offset error	£ 44 MI I-	±1			
DNL	Differential linearity error	$f_{ADC} = 14 \text{ MHz}$ $V_{DDA} = V_{DD} = 3.3 \text{ V}$	±1	_	LSB	
INL	Integral linearity error	$V_{DDA} = V_{DD} = 3.3 V$	±3	_		

^{(1).} Based on characterization, not tested in production.

4.14 Temperature sensor characteristics

Table 4-32. Temperature sensor characteristics (1)

Symbol	Parameter	Min	Тур	Max	Unit
T∟	VSENSE linearity with temperature		±1.5	-	$^{\circ}$
Avg_Slope	Average slope		4.3	_	mV/℃
V ₂₅	Voltage at 25 °C	_	1.45	_	V
ts_temp (2)	ADC sampling time when reading the temperature	_	17.1	_	μs

^{(1).} Based on characterization, not tested in production.

4.15 I2C characteristics

Table 4-33. I2C characteristics (1) (2) (3)

^{(2).} Shortest sampling time can be determined in the application by multiple iterations.



Symbol	Parameter	Conditi		ndard ode	Fast mode		ast mode plus		Unit
		Olis	Min	Max	Min	Max	Min	Max	
tscl(H)	SCL clock high	-	4.0		0.6		0.2	_	μs
	time						0.2		
tscl(L)	SCL clock low time	_	4.7	_	1.3	_	0.5	_	μs
t _{su(SDA)}	SDA setup time		2		0.8	_	0.1	_	μs
t _{h(SDA)}	SDA data hold	_	250		250		130		ns
th(SDA)	time		200		200		100		110
t _{r(SDA/SCL)}	SDA and SCL rise	_		1000	20	300		120	ns
(I(SDA/SCL)	time			1000	20	300		120	113
tuon vioori)	SDA and SCL fall		4	300	2	300	2	120	ns
t _f (SDA/SCL)	time		†	300	2	300		120	115
t _{h(STA)}	Start condition		— 4.0	4.0 —	0.6	_	0.26	_	116
	hold time								μs

- (1). Guaranteed by design, not tested in production.
- (2). Test condition: GPIO_SPEED set 2MHz and external pull-up resistor value is $1k\Omega$ when operate EEPROM with I2C.
- (3). The device should provide a data hold time of 300 ns at least in order to bridge the undefined region of the falling edge of SCL.

4.16 SPI characteristics

Table 4-34. Standard SPI characteristics (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fsck	SCK clock frequency	_		_	21	MHz
tsck(H)	SCK clock high time	Master mode, f _{PCLKx} = 84 MHz, presc = 8	45.62	47.62	49.62	ns
t _{SCK(L)}	t _{SCK(L)} SCK clock low time Master mode, f _{PCLKx} = 84 MHz, presc = 8		45.62	47.62	49.62	ns
		SPI master mode				
t∨(MO)	Data output valid time	_	_	5	6	ns
t _{H(MO)}	Data output hold time	_	3		_	ns
t _{SU(MI)}	Data input setup time	_	1	_	ı	ns
t _{H(MI)}	Data input hold time	_	0	_	ı	ns
		SPI slave mode				
tsu(NSS)	NSS enable setup time	_	0	_	ı	ns
t _{H(NSS)}	NSS enable hold time	_	1	_		ns
t _{A(SO)}	Data output access time	_	9	_	13	ns
t _{DIS(SO)}	Data output disable time	_	9	_	13	ns
tv(so)	Data output valid time	_	_	14	16	ns
t _{H(SO)}	Data output hold time	_	11		_	ns
tsu(SI)	Data input setup time	_	0	_	_	ns



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{H(SI)}	Data input hold time	_	3		_	ns

^{(1).} Based on characterization, not tested in production.

4.17 USART characteristics

Table 4-35. USART characteristics (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fsck	SCK clock frequency	f _{PCLKx} = 84 MHz	_	_	42	MHz
tsck(H)	SCK clock high time	f _{PCLKx} = 84 MHz	11.9	_	_	ns
t _{SCK(L)}	SCK clock low time	f _{PCLKx} = 84 MHz	11.9	_	_	ns

^{(1).} Guaranteed by design, not tested in production.

4.18 TIMER characteristics

Table 4-36. TIMER characteristics (1)

Symbol	Parameter	Conditions	Min	Max	Unit
4	Timer resolution time	_	1	_	tTIMERXCLK
t _{res}	Timer resolution time	ftimerxclk = 84 MHz	11.9	_	ns
f	Timer external clock	_	0	ftimerxclk/2	MHz
f _{EXT}	frequency	ftimerxclk = 84 MHz	0	42	MHz
RES	Timer resolution	_	_	16/32	bit
	16-bit counter clock period	_	1	65536	tTIMERXCLK
t _{COUNTER}	when internal clock is selected	ftimerxclk = 84 MHz	0.0119	780.2	μs
t	Maximum possible count		_	65536 × 65536	timerxclk
tmax_count	waxiinum possible count	ftimerxclk = 84 MHz	_	51.13	S

^{(1).} Guaranteed by design, not tested in production.

4.19 WDGT characteristics

Table 4-37. FWDGT min/max timeout period at 40 kHz (IRC40K) (1)

Prescaler divider	PR[2:0] bits	Min timeout RLD[11:0] = 0x000	Max timeout RLD[11:0] = 0xFFF	Unit
1/4	000	0.1	409.6	
1/8	001	0.2	819.2	
1/16	010	0.4	1638.4	
1/32	011	0.8	3276.8	ms
1/64	100	1.6	6553.6	
1/128	101	3.2	13107.2	
1/256	110 or 111	6.4	26214.4	



(1). Guaranteed by design, not tested in production.

Table 4-38. WWDGT min-max timeout value at 84 MHz (f_{PCLK1}) (1)

Prescaler divider	PSC[2:0]	Min timeout value CNT[6:0] = 0x40	Unit	Max timeout value CNT[6:0] = 0x7F	Unit
1/1	00	37.9		2.43	
1/2	01	75.9		4.85	ma
1/4	10	151.7	μs	9.71	ms
1/8	11	303.4		19.42	

^{(1).} Guaranteed by design, not tested in production.

4.20 Parameter conditions

Unless otherwise specified, all values given for $V_{DD} = V_{DDA} = 3.3 \text{ V}, T_A = 25 \,^{\circ}\text{C}$.



5 Package information

5.1 LQFP64 package outline dimensions

Figure 5-1. LQFP64 package outline




Table 5-1. LQFP64 package dimensions



GiaaDevice

Symbol	Min	Тур	Max
Α	_	_	1.60
A1	0.05	_	0.15
A2	1.35	1.40	1.45
А3	0.59	0.64	0.69
b	0.18	_	0.26
b1	0.17	0.20	0.23
С	0.13	_	0.17
c1	0.12	0.13	0.14
D	11.80	12.00	12.20
D1	9.90	10.00	10.10
E	11.80	12.00	12.20
eB	11.25	_	11.45
E1	9.90	10.00	10.10
е		0.50 BSC	
L	0.45	_	0.75
L1		1.00 REF	
θ	0	_	7°

(Original dimensions are in millimeters)

SECTION B-B



5.2 LQFP48 package outline dimensions

Figure 5-2. LQFP48 package outline

Table 5-2. LQFP48 package dimensions

Symbol	Min	Тур	Max
А		_	1.60
A1	0.05	_	0.15
A2	1.35	1.40	1.45
А3	0.59	0.64	0.69
b	0.18	_	0.26
b1	0.17	0.20	0.23
С	0.13	_	0.17
c1	0.12	0.13	0.14
D	8.80	9.00	9.20
D1	6.90	7.00	7.10
Е	8.80	9.00	9.20
eB	8.10	_	8.25
E1	6.90	7.00	7.10
е		0.50 BSC	
L	0.45	_	0.75
L1	1.00 REF		
θ	0	_	7°



(Original dimensions are in millimeters)

5.3 QFN32 package outline dimensions

Figure 5-3. QEN32 package outline




Table 5-3. QFN32 package dimensions

Symbol	Min	Тур	Max	
А	0.70	0.75	0.80	
A1	_	0.02	0.05	
D	4.90	5.00	5.10	
D2	3.40	3.50	3.60	
E	4.90	5.00	5.10	
E2	3.40	3.50	3.60	
b	0.18	0.25	0.30	
С	0.18	0.20	0.25	
е	0.50 BSC			
Ne	3.50 BSC			
L	0.35	0.40	0.45	
h	0.30	0.35	0.40	

(Original dimensions are in millmeters)



5.4 QFN28 package outline dimensions

Figure 5-4. QFN28 package outline




Table 5-4. QFN28 package dimensions

Symbol	Min	Тур	Max
А	0.70	0.75	0.80
A1	0	0.02	0.05
b	0.15	0.20	0.25
b1		0.14 REF	
С	0.18	0.20	0.25
D	3.90	4.00	4.10
D2	2.70	2.80	2.90
Е	3.90	4.00	4.10
E2	2.70	2.80	2.90
е	0.40 BSC		
Ne	2.40 BSC		
Nd	2.40 BSC		
L	0.25	0.35	0.45
h	0.30	0.35	0.40

(Original dimensions are in millmeters)



5.5 TSSOP20 package outline dimensions

Figure 5-5. TSSOP20 package outline




Table 5-5. TSSOP20 package dimensions

Symbol	Min	Тур	Max	
Α	_	_	1.20	
A1	0.05	_	0.15	
A2	0.80	1.00	1.05	
A3	0.39	0.44	0.49	
b	0.20	_	0.29	
b1	0.19	0.22	0.25	
С	0.13	_	0.18	
c1	0.12	0.13	0.14	
D	6.40	6.50	6.60	
E1	4.30	4.40	4.50	
E	6.20	6.40	6.60	
е		0.65 BSC		
L	0.45	0.60	0.75	
θ	0°	_	8°	



6 Ordering information

Table 6-1. Part ordering code for GD32F330xx devices

Ordering code	Flash (KB)	Package	Package type	Temperature operating range
GD32F330F4P6	16	TSSOP20	Green	Industrial -40 °C to +85 °C
GD32F330F6P6	32	TSSOP20	Green	Industrial -40 °C to +85 °C
GD32F330F8P6	64	TSSOP20	Green	Industrial -40 °C to +85 °C
GD32F330G4U6	16	QFN28	Green	Industrial -40 °C to +85 °C
GD32F330G6U6	32	QFN28	Green	Industrial -40 °C to +85 °C
GD32F330G8U6	64	QFN28	Green	Industrial -40 °C to +85 °C
GD32F330K4U6	16	QFN32	Green	Industrial -40 °C to +85 °C
GD32F330K6U6	32	QFN32	Green	Industrial -40 °C to +85 °C
GD32F330K8U6	64	QFN32	Green	Industrial -40 °C to +85 °C
GD32F330C4T6	16	LQFP48	Green	Industrial -40 °C to +85 °C
GD32F330C6T6	32	LQFP48	Green	Industrial -40 °C to +85 °C
GD32F330C8T6	64	LQFP48	Green	Industrial -40 °C to +85 °C
GD32F330CBT6	128	LQFP48	Green	Industrial -40 °C to +85 °C
GD32F330R8T6	64	LQFP64	Green	Industrial -40 °C to +85 °C
GD32F330RBT6	128	LQFP64	Green	Industrial -40 °C to +85 °C



7 Revision history

Table 7-1. Revision history

Revision No.	Description	Date
1.0	Initial Release	Jun.6, 2017
1.1	Characteristics values updated	Jun.20, 2017
1.2	Characteristics values updated	Nov.20, 2017
1.3	Repair history accumulation error	Jan.24, 2018
1.4	Characteristics values updated	Jun.1, 2019
1.5	Characteristics values, logo, package information and ordering information updated	Oct.8, 2019
1.6	Electrical characteristics, ARM® Cortex™-M4 core description	Jul.10,2020



Important Notice

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company under the intellectual property laws and treaties of the People's Republic of China and other jurisdictions worldwide. The Company reserves all rights under such laws and treaties and does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no warranty of any kind, express or implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The Company does not assume any liability arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed, intended, or authorized for use as components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or Product could cause personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as it's suppliers and/or distributors from any claim, damage, or other liability arising from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as it's suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Products.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and Products and services described herein at any time, without notice.

© 2019 GigaDevice – All rights reserved