

# Homework 07 – Implementation

Arthur J. Redfern  
[arthur.redfern@utdallas.edu](mailto:arthur.redfern@utdallas.edu)

---

## 0 Outline

- 1 Reading
- 2 Theory
- 3 Practice

## 1 Reading

### 1. Implementation

Motivation: understand xNN implementation

[https://github.com/arthurredfern/UT-Dallas-CS-6301-CNNs/blob/master/Lectures/xNNs\\_070\\_Implementation.pdf](https://github.com/arthurredfern/UT-Dallas-CS-6301-CNNs/blob/master/Lectures/xNNs_070_Implementation.pdf)

Complete

### 2. Efficient processing of deep neural networks: a tutorial and survey

Motivation: an alternative presentation of xNN hardware circa 2017

<https://arxiv.org/abs/1703.09039>

Complete

### 3. A new golden age for computer architecture

Motivation: a very nice talk from the Turing award winners on the past and future of hardware and software, available in text and video form

<https://cacm.acm.org/magazines/2019/2/234352-a-new-golden-age-for-computer-architecture/fulltext>

<https://www.youtube.com/watch?v=3LVEjsn8Ts>

Complete

## 2 Theory

4. Write out all of the terms of Strassen based matrix matrix multiplication for  $C = A B$  with BLAS dimensions  $M = N = K = 4$  by applying the Strassen decomposition twice (an initial decomposition then a recursive decomposition). Use the following notation for the scalars in the 3 matrices

$$\begin{aligned} [C(0,0) C(0,1) C(0,2) C(0,3)] &= [A(0,0) A(0,1) A(0,2) A(0,3)] [B(0,0) B(0,1) B(0,2) B(0,3)] \\ [C(1,0) C(1,1) C(1,2) C(1,3)] &= [A(1,0) A(1,1) A(1,2) A(1,3)] [B(1,0) B(1,1) B(1,2) B(1,3)] \\ [C(2,0) C(2,1) C(2,2) C(2,3)] &= [A(2,0) A(2,1) A(2,2) A(2,3)] [B(2,0) B(2,1) B(2,2) B(2,3)] \\ [C(3,0) C(3,1) C(3,2) C(3,3)] &= [A(3,0) A(3,1) A(3,2) A(3,3)] [B(3,0) B(3,1) B(3,2) B(3,3)] \end{aligned}$$

Apologies for the un beautiful matrix formatting, but the above is meant to represent  $C = A B$ .

## 3 Practice

5. We've seen the importance of quantization to reducing memory, reducing data movement and increasing compute (with the same resources). To gain more experience with quantization, read the following introduction of post training quantization and its implementation in TensorFlow Lite and work through the following examples (though remember that quantization during training is better):

- [https://www.tensorflow.org/lite/performance/post\\_training\\_quantization](https://www.tensorflow.org/lite/performance/post_training_quantization)
- [https://www.tensorflow.org/lite/performance/post\\_training\\_quant](https://www.tensorflow.org/lite/performance/post_training_quant)
- [https://www.tensorflow.org/lite/performance/post\\_training\\_integer\\_quant](https://www.tensorflow.org/lite/performance/post_training_integer_quant)
- [https://www.tensorflow.org/lite/performance/post\\_training\\_float16\\_quant](https://www.tensorflow.org/lite/performance/post_training_float16_quant)

Complete

6. **[Optional]** Creating tools to automate work is a common activity when working with xNNs. For this problem, you will build a tool to predict performance using a simplified network specification for a simplified hardware architecture specification.

The network specification can come from scraping the graph of the network created by TensorFlow (preferred), or it can be hand specified as follows. Specify a network as a text file using the following to describe each layer (ID is a unique identifier like a unique number)

```
Operation IDx
  Parameters
    Operation type, parameter 0, parameter 1, ...
  Input tensors
    Previous layer IDa, precision, pointer, dimension 0, dimension 1, ...
```

```

Previous layer IDb, precision, pointer, dimension 0, dimension 1, ...
...
Output tensors
Precision, pointer, dimension 0, dimension 1, ...
Precision, pointer, dimension 0, dimension 1, ...
...
```

Note that this format encodes all tensor dimensions directly into the network description. While suboptimal from an experimentation perspective (e.g., changing the input size to the network requires changing parameters in all layers), this is convenient for a deployment perspective as it allows for better optimization with respect to memory placement and data movement. Pointer is a memory address, but we won't use it here so you can ignore it (I'm not going to make you figure out optimal memory placement from a buffer reuse perspective).

Previous layer IDa, IDb, ... are included with the input tensors to indicate the previous layer that needs to complete before this input is available, a convenient value to track for graph optimization. Input tensors can be input feature maps, filter coefficients, ... basically any value that's not a parameter encoded with the operation. If the input tensor is an external edge to the graph (e.g., the network input, a filter weight, ...) the previous layer ID can be set to -1 indicating that there is no previous layer.

For a CNN style 2D convolution operation, example parameters include:

```

Input feature map grouping
Input feature map row pad
Input feature map col pad
Filter row stride
Filter col stride
Filter row dilation
Filter col dilation
```

Using a strategy similar to that of CNN style 2D convolution, additional operations can be specified for bias addition, ReLU, max pooling, average pooling, global average pooling, matrix multiplication, ... and other layer components as necessary.

For the network to specify in the above format, choose 1 or more of: ResNet-50, ResNeXt-50, MobileNet V2, MobileNet V3, Inception V4, NASNet, MnasNet or AmoebaNet. Set the input tensor for the network to 1 x 3 x 512 x 1024 at 16 bit precision. Also assume all filter coefficients are quantized to 16 bit precision.

Why am I having you go through all this trouble? I want you to think of networks as graphs of operations controlled by parameters that map input tensors to output tensors. This is a key for understanding performance and optimal implementation strategies.

Next, specify the hardware as a text file using the following parameters (an example value is provided for each parameter in <>)

Data movement	
DDR bits	<64 b / 8 B>
DDR frequency	<3200 MHz>
DDR availability	<0.50>
DDR efficiency	<0.80>
Memory	
Off device	< $\infty$ >
On device	<4 MB>
Compute	
Frequency (cycles per second)	<1 GHz>
Matrix M, N, K at 8 bit precision	<32, 32, 32>
Matrix M, N, K at 16 bit precision	<32, 16, 16>
Matrix M, N, K at 32 bit precision	<32, 8, 8>
Cycles per matrix tile	<32>
Vector N at 8 bit precision	<32>
Vector N at 16 bit precision	<16>
Vector N at 32 bit precision	<8>
Cycles per vector op	<1>

The matrix op will tile CNN style 2D convolution lowered to matrix matrix multiplication. If the  $M_{\text{conv}}$ ,  $N_{\text{conv}}$  and  $K_{\text{conv}}$  values of CNN style 2D convolution are not an integer multiple of the M, N and K values of the matrix operation, then use  $M_{\text{tiles}} = \text{ceil}(M_{\text{conv}}/M)$ ,  $N_{\text{tiles}} = \text{ceil}(N_{\text{conv}}/N)$  and  $K_{\text{tiles}} = \text{ceil}(K_{\text{conv}}/K)$ , note that this represents a potential computational inefficiency. The matrix operation will also be used for matrix matrix multiplication with the same tiling strategy. The matrix compute time for the CNN style 2D convolution and matrix matrix multiplication operations is

$$\text{Matrix time} = (M_{\text{tiles}} * N_{\text{tiles}} * K_{\text{tiles}}) * (\text{cycles per matrix tile}) / (\text{frequency})$$

All other operations will assumed to be at vector speed and their vector time is approximated as

$$\text{Vector time} = \text{ceil}(\text{number of ops} / \text{vector N}) * (\text{cycles per vector op}) / (\text{frequency})$$

The total compute time for an operation is

$$\text{Compute time} = \text{matrix time} + \text{vector time}$$

In order to determine data movement time, locations for each of the tensors needs to be determined. As a first order approximation, mark all filter coefficient tensors as off device. Also mark the network input image tensor and output prediction tensor as off device. For all other

feature map tensors, mark them as on device if their size is smaller than that of the on device memory and mark them off device otherwise.

For all tensors marked off device, in order for them to be used in an operation, they need to be moved on device. The amount of time that it takes to move a tensor from off device to on device is

$$\text{Tensor move time} = ((\text{precision} / 8) * \text{dimension 0} * \text{dimension 1} * \dots) / (\text{DDR bandwidth})$$

where  $\text{DDR bandwidth} = (\text{DDR bits} / 8) * (\text{DDR frequency}) * (\text{DDR availability}) * (\text{DDR efficiency})$ .

The data movement time for an operation is the data movement time for all tensors that need to be moved from off device to on device for that operation

$$\text{Data movement time} = \text{tensor move time 1} + \text{tensor move time 2} + \dots$$

Now, the total time for an operation can be bound as

$$\begin{aligned} \text{Serial operation time} &= (\text{compute time}) + (\text{data movement time}) \\ \text{Parallel operation time} &= \max(\text{compute time}, \text{data movement time}) \end{aligned}$$

Repeat the serial operation time and parallel operation time calculation for all operations in the graph. Then sum these results for an overall bound on the network time

$$\begin{aligned} \text{Serial network time} &= \text{serial operation time 1} + \text{serial operation time 2} + \dots \\ \text{Parallel network time} &= \text{parallel operation time 1} + \text{parallel operation time 2} + \dots \end{aligned}$$

So to summarize, you've generated

1. A text file describing all operations in a chosen network
2. A performance prediction program for
  - a. Estimating the compute time for each operation
  - b. Determining a memory placement for each tensor
  - c. Estimating the data movement time for each operation
  - d. Estimating a serial and parallel time bound for each operation
  - e. Estimating a serial and parallel time bound for the full network

The final step is to have the performance prediction program write the results to a CSV file for each layer and the overall network.