# Project 3: 2-Bit Saturating Counter

E210/B441, Spring 2021

Version 2021.0

Autograder Due: 11:59PM, Friday February 26th

Demo Due: 11:59PM, Friday February 26th

#### Overview

In this lab you practice designing simple state machines by implementing a 2-bit saturating counter.

## Background

### **Saturating Counters**

A 2-bit saturating counter is a logic block that is commonly used in modern computers for predicting the outcome of branch instructions. (Don't worry, you don't need to know about branch prediction for this project).

Such a counter is defined as follows:

- It uses two bits to represent an unsigned number. It is capable of counting from 0-3.
- It is capable of counting up (incrementing) or down (decrementing).
- The counter will "saturate" or stay at its current value if asked to increment or decrement out of its range. For example, in this case that means if the counter is asked to count up past 3 it will stay at 3. If it is asked to count down past 0, it will stay at 0.
- A counter with enable can be told to stop counting.


Our device has three 1-bit inputs: rst, enable and up\_down and one 2-bit output count. When enable is 1, an internal counter is to increment if up\_down is 1 and decrement if up\_down is 0. When enable is 0, the counter should maintain its current value. When rst (reset) is 1 the counter should go to 0 no matter what the other inputs might be. All of the above should happen on each rising edge of the clock.

The output count should match the internal count value of the saturating counter.

#### State Machine Verilog Template

Building state machines in Verilog requires **closely following a special form**, or template, that we have demonstrated below. Be warned: the tools do not enforce this template, it is up to you to write your code correctly!

Here is a simple state machine with one input, x, and two outputs, foo and bar. The inputs are shown in red and the outputs are blue.



Notice that the outputs <code>bar</code> and <code>foo</code> are set differently. The value of <code>bar</code> can be assigned based entirely on the current state (STATE\_ONE), making it a Moore-type output. The value of <code>foo</code> requires both state (STATE\_TWO) and the input ( $\mathbf{x}$ ), making it a Mealy-type output. A second interesting note is that two of the states, STATE\_IDLE and STATE\_TWO, have a guard to control their state transitions. If  $\mathbf{x}$  is 0 (shown as <code>!x</code>) the state remains unchanged. If  $\mathbf{x}$  is 1 (or just  $\mathbf{x}$ ), then the state transitions on the next clock edge. STATE\_ONE does not have a guard (shown as <code>-</code>). This means it always transitions to the next state on the clock edge.

The Verilog implementation of the state machine is provided below.

```
module SimpleStateMachine(
    input     clk, // clock signal
    input     rst, // reset signal
    input logic x, // input signal
    output logic bar, // Moore-type output
    output logic foo // Mealy-type output
);
```

```
//STATE NAMES
// States can be named whatever you want.
enum { STATE IDLE, STATE ONE, STATE TWO } state, nextState;
//sequential block, uses Flip-Flops
// This always uses Non-Blocking (<=) assignments
always ff @(posedge clk) begin
     //reset is the only if() case we suggest in always ff
     if (rst)
         state <= STATE IDLE; //add a reset case</pre>
     else
         state <= nextState; //non-blocking</pre>
end
//combinational logic block
//This always uses blocking (=) assignments
//You need a default value for everything assigned
  to avoid inferring a latch
always comb begin
     //defaults
     // Don't forget these!
     // Otherwise you will end up with a latch
     nextState = state; //DO NOT FORGET DEFAULTS
     bar = 'h0; //DO NOT FORGET DEFAULTS
     foo = 'h0; //DO NOT FORGET DEFAULTS
     case(state)
     STATE IDLE:
          //only transition to STATE ONE if x is true
                nextState = STATE ONE; //blocking
          else //optional, handed by default
                nextState = STATE IDLE; //blocking
     STATE ONE:
          nextState = STATE TWO; //blocking
          bar = 'h1; //dependent on only state, not input
     STATE TWO: begin
          if (x) begin
                nextState = STATE IDLE; //blocking
                foo = 'h1; //dependent on state + input
          end else begin //optional
                nextState = STATE TWO;
                foo = 'h0;
          end
     end
```

```
default: nextState = STATE_IDLE; //case-default
   endcase
end
endmodule
```

#### Testbenches for Sequential Logic

When constructing testbenches for sequential logic, you may find the @ (negedge clk) formulation helpful. This will execute the simulation until the next falling edge of the clock signal. At this point, all the output signals should be stable, allowing you to test them without having to know the exact #delay values necessary. With this you can skip forward a considerable time in the simulation. An example testbench for the above state machine is given below.

```
`timescale 1ns / 1ps
module testbench;
              clk, rst, x;
     logic
     wire
               bar, foo;
     SimpleStateMachine ssm0(
     .clk,
     .rst,
     .×,
     .bar,
     .foo
     );
     task test logic( input barT, fooT);
     #1 //let input changes settle
     assert( bar == barT) else $fatal("Bad bar");
     assert( foo == fooT) else $fatal("Bad foo");
     endtask
     //inverts the clock signal for 100MHz clock
     always #5 clk = \simclk;
     initial begin
     // set initial values for clk and reset
     // Always start with rst = 1 for at least 1 clock cycle
```

```
clk = 0;
rst = 1;
x = 0;
$monitor ("clk:%b rst:%b x:%b foo:%b bar:%b",
           clk, rst, x, foo, bar);
// wait a few clock cycles
// and then clear reset
for (int i = 0; i < 8; ++i)
   @(negedge clk);
$display(" transition to STATE ONE");
rst = 0;
x = 1;
test logic ( 'h0, 'h0); //mealy-type test
@(negedge clk);
test logic ( 'h1, 'h0); //moore-type test
$display(" transition to STATE TWO");
x = 0;
test logic ( 'h1, 'h0); //mealy-type test
@(negedge clk);
test logic ( 'h0, 'h0); //moore-type test
$display(" stay at STATE TWO");
x = 0;
test logic ( 'h0, 'h0); //mealy-type test
@(negedge clk);
test logic ( 'h0, 'h0); //moore-type test
$display(" transition to STATE IDLE");
x = 1;
test logic ( 'h0, 'h1); //mealy-type test
@(negedge clk);
test logic ( 'h0, 'h0); //moore-type test
$display(" stay at STATE IDLE");
x = 0;
test logic ( 'h0, 'h0); //mealy-type test
@(negedge clk);
test logic ( 'h0, 'h0); //moore-type test
$display("@@@Passed\n");
$finish;
end
```

endmodule

## **Assignment Description**

For this assignment, you will create and demonstrate a saturating counter.

### **Saturating Counter**

Your first task is to create a Verilog file named saturating\_counter.sv with a module defined as follows:

```
module saturating_counter(
   input clk,
   input rst,
   input enable,
   input up_down, //1 for up, 0 for down
   output logic [1:0] count
  );
```

This module should implement a saturating counter as described above.

### Debouncing

Sometimes digital buttons (like on the Basys3) don't go straight between logic values, but instead "bounce" around while you are trying to change them.

More Information about Bouncing

Please add this Verilog module to your project to help "debounce" incoming signals.

<u>debounce.sv</u>

#### Top-Level

Please use the following top.sv. It maps reset to btnC, up\_down to sw[0], and enable to btnD. It also debounces and limits the enable signal.

```
`timescale 1ns / 1ps
```

```
module top (
     input CLK100MHZ, //clk
     input btnC, //reset
     input btnD, //enable
     input [15:0] sw,
     output logic [15:0] LED
     );
wire clk = CLK100MHZ;
wire rst = btnC;
wire stable;
logic enable;
wire [1:0] count;
// Debounce our incoming signal
debounce db0 (
     .clk(clk),
     .rst(rst),
     .bouncy(btnD),
     .stable(stable)
     );
// Then limit enable high to 1 clock cycle
enum {ST IDLE, ST WAIT} state, nextState;
always ff @(posedge clk) begin
     if (rst)
         state <= ST IDLE;</pre>
     else
         state <= nextState;</pre>
end
always comb begin
     nextState = state;
     enable = 'h0;
     case (state)
     ST IDLE: begin
           if (stable) begin
                enable = 'h1;
                nextState = ST WAIT;
           end
     end
```

```
ST WAIT: if (!stable) nextState = ST IDLE;
     endcase
end
//finally our saturating counter
saturating counter sCnt0(
     .clk(clk),
     .rst(rst),
     .enable(enable),
     .up down(sw[0]),
     .count(count)
     );
//decoder for the output
always comb begin
     LED = 16'h0;
     LED[count] = 1'h1;
end
endmodule
```

#### **Testbench**

For this project, you only need to create a testbench for your saturating counter. It should be named saturating counter tb.sv.

Remember to select "System Verilog" from the "File Type" drop-down menu.

### Constraints

We recommend you copy the default constraints file from here:

#### **Basys3 Constraints**

You will also need to reconfigure your file to align with the top-level module declaration. The names should line up properly by default.

#### **Evaluation**

NOTE: Due to COVID and working remotely, we will delay the demonstration portion of this project until in-person labs resume.

The evaluation will have two steps, first submission of your source code and testbench to the autograder. Second, you will need to synthesize your design, download it to the FPGA and do a demonstration for the TA.

#### Autograder (70%)

Log on to <a href="https://autograder.sice.indiana.edu">https://autograder.sice.indiana.edu</a> and submit your code as per Project 1.

#### You should submit:

- saturating counter.sv
- saturating counter tb.sv

#### Demonstration (30%)

Program your FPGA with your demultiplexer and demonstrate your working system to the TA. You will not receive full points until the TA has approved your demonstration.

For your demonstration, you will need to create a short (~30 second) video and upload it to Canvas.

Please generate the bitstream and program the FPGA as described in Project 0.

After programming your FPGA, you will need to make a video of you using your FPGA board.

#### For full points, this video **must** include the following sequence (in order):

- Resetting the FPGA using the center button.
- Incrementing the counter from 0 to 3, updating the LEDs.
- Incrementing the counter while already at 3, not updating the LEDs.
- Decrementing the counter from 3 to 0, updating the LEDs.
- Decrementing the counter while already at 0, not updating the LEDs.
- Incrementing the counter from 0 to 2, updating the LEDs,
- Decrementing the counter from 2 to 1, updating the LEDs,
- Incrementing the counter from 1 to 3, updating the LEDs.

Upload your video on Canvas. You can submit the video as a media recording (.mp4, .avi) or a zip file containing the media recording.