Project 4: Elevator Control

E210/B441, Spring 2021

Version 2021.0

Autograder Due: 11:59PM, Friday, March 12th

Demo Due: 11:59PM, Friday, March 12th


Overview

In this lab you will practice using state machines by designing and implementing a simulator of a 4-floor elevator system. You will also learn to use 7-segment displays.

Background

7-Segment Display

An array of 7 LEDs is used to display decimal digits (0, 1, ..., 9) and alphabetical characters (A, b, C, d, E, F, g, etc.). The display works by illuminating appropriate segments to create the letter or number. The combinations of segments which are illuminated to display decimal digits are shown below.



For example the digit 1 can be displayed by illuminating segments B and C. The digit 5 requires segments A, F, G, C, and D.

You can also use the 7-Segment display for non-ascii characters by simply setting the appropriate segments. For this project, you will get to create an elevator with an open door by setting segments C, D, E, and F. You can create an elevator with a closed door by setting segments C, D, E, and G.

A word of caution: the 7-segment drivers are <u>active low logic</u>, which means they interpret 0's as "True" or "On" and 1's as "False" or "Off". Please code your driver accordingly. Additionally, *A-G* are encoded from right to left, *ie GFEDCBA*. A is the LSB and G is the MSB. More information about the 7-segment display can be found in the Basys3 Manual:

Basys3 Manual


Elevator Simulation

Suppose that a building with four floors has a freight elevator which is used to distribute containers of, well let's just say 'beverages'. The elevator is initially loaded with enough beverages for the day. A person calls the elevator to a floor by pressing a pushbutton which is located next to the elevator door on that floor. When the elevator car arrives, the door opens and someone takes out a container of beverages and leaves the elevator. The elevator stays at the floor with the door open until another pushbutton is pressed on some other floor. When the elevator is called from another floor, the door closes and the elevator leaves for the floor from which it was called.


Door openings and closings take 1-3 seconds, and the elevator travelling between the floors also takes 1 - 3 seconds.

You will simulate this freight elevator system by using the 7-segment displays on the Basys board to visually represent the elevator car. Four 7-segment displays represent four floors, and if the car is at floor i (i = 1, 2, 3, 4), then the segments C, D and E of the ith 7-segment display are illuminated. In addition segment G is illuminated if the door is closed, and segment F is illuminated if the door is open.


For example, the following diagram represents the four 7-segment displays which indicate that the elevator is on **floor 3** and the **door is open**.



The next diagram shows the **door closed** but still on **floor 3**.



To illustrate the operation of the simulator, suppose that the elevator is on the third floor with the door open, and it is called to the first floor. The following diagram shows snapshots of the displays in time, each step takes about 1- 3 seconds.



Initially the elevator is on floor 3 with the door open (top figure). 1-3 seconds after being called, the door closes (figure 2nd from the top), then the elevator travels down to floor 2 (figure 3rd from the top). It arrives at floor 1 (figure 2nd from the bottom), and finally the doop opens (bottom figure).

Assignment Description

Your assignment is to create the following Verilog modules and testbenches as specified below.

Elevator Controller

Create a Verilog file named ElevCtrl.sv which defines a module as follows:

```
module ElevCtrl(
    input         clk, //clock
    input         rst, //reset
```

```
input [3:0] floorBtn,

output logic [1:0] floorSel,
output logic door
);
```

This module is responsible for creating the state machine necessary to control the elevator. It takes in a clock and a reset generated from a higher-level module. It also takes in the raw floor request buttons. You will need to design a state machine to drive both the next state and two outputs. floorSel is an *encoding* of the floor value, 2'h0 is the 1'st floor, 2'h1 is the 2nd floor, etc. door is a boolean signal which should be 1'h1 to indicate the elevator door is currently open.

When rst (reset) is asserted, your controller should assume the elevator auto-magically teleports to floor 1 (bottom floor) with the door open. A button press should be remembered until your elevator arrives at that floor and opens the door. Your state machine should respond to whichever floor button pressed first, and ignore all additional button presses until the elevator has opened its door. You do not need to worry about multiple buttons being pressed simultaneously.

7-Segment Display Driver

Create a Verilog file named SevSegDisplay.sv which defines a module as follows:

```
module SevSegDisplay(
    input [1:0] floorSel,
    input door,

    output logic [6:0] segments,
    output logic [3:0] select
);
```

This module is responsible for correctly mapping the current floor and door position to the 7-segment display. floorSel is an encoding of the floor value, 2'h0 is the 1'st floor, 2'h1 is the 2nd floor, etc. door is a boolean signal which should be 1'h1 to indicate the elevator door is currently open. segments and select are the raw outputs that should be used to drive the 7-segment display. For example, segment[0] drives LED segment A. select[0] activates the rightmost LED.

Remember: the 7-segment display uses active low logic. See above for more details.

Slow Clock Driver

The slow clock module is used to create a low-frequency clock for simulations, ie the 1-3 seconds clock.

While necessary for correct timing in the Demo phase, it is un-usefully slow to simulate. When you simulate with this module, we suggest you change slowClk = q[25] to slowClk = q[4].

```
module SlowClk(
    input clk,
    output slowClk
);
    logic [25:0] q;

    //positive-edge triggered flip flop
    always_ff @ (posedge clk)
        q <= q + 25'h1;

    assign slowClk = q[25]; //use q[4] for simulations
endmodule</pre>
```

Top-Level

Please use the following top.sv.

```
`timescale 1ns / 1ps
module top(
                           CLK100MHZ,
     input
                           btnC, // aka reset
     input
                           btnL,
     input
     input
                           btnR,
     input
                           btnU,
     input
                           btnD,
     output logic [15:0] LED, //this is optional
     output logic [6:0]
                           seq,
     output logic [3:0]
                           an
```

```
);
wire
        rst = btnC;
wire
         slowClk;
wire [1:0] floorSel;
wire door;
SlowClk sc0 (
     .clk(CLK100MHZ),
     .slowClk(slowClk)
);
ElevCtrl ec0(
     .clk(slowClk),
     .rst(rst),
     .floorBtn( { btnD, btnR, btnL, btnU} ),
     .floorSel(floorSel),
     .door(door)
);
SevSegDisplay ssd0(
     .floorSel(floorSel),
     .door(door),
     .segments(seg),
     .select(an)
);
//Debugging LEDs
assign LED[0] = rst;
assign LED[1] = 1'h0;
assign LED[3:2] = floorSel;
assign LED[4]
              = door;
assign LED[15:5] = 'h0;
endmodule
```

Testbench

For this project, you need to create two testbenches. One testbench for SevSegDisplay and one for ElevCtrl, called SevSegDisplay_tb.sv and ElevCtrl_tb.sv respectively.

Remember that testbenches that simulate with an unmodified slowClk are un-usefully slow.

Constraints

We recommend you copy the default constraints file from here:

Basys3 Constraints

You will also need to reconfigure your file to align with the top-level module declaration. The names should line up properly by default.

Evaluation

The evaluation will have two steps, first submission of your source code and testbench to the autograder. Second, you will need to synthesize your design, download it to the FPGA and do a demonstration for the TA.

Autograder (60%)

Log on to https://autograder.sice.indiana.edu and submit your code as per Project 1.

Demonstration (40%)

Program your FPGA with your demultiplexer and demonstrate your working system to the TA. You will not receive full points until the TA has approved your demonstration.

Demo Instructions:

- Generate the bitstream and program the device as you did for the previous project.
- Go from floor 1 to floor 2 (press the proper buttons, change happens in couple of seconds)
- Go from floor 2 to floor 3 (press the proper buttons, change happens in couple of seconds)
- Go from floor 3 to floor 4 (press the proper buttons, change happens in couple of seconds)
- Go from floor 4 to floor 3 (press the proper buttons, change happens in couple of seconds)
- Go from floor 3 to floor 2 (press the proper buttons, change happens in couple of seconds)
- Go from floor 2 to floor 1 (press the proper buttons, change happens in couple of seconds)

- Go from floor 1 to floor 2 (press the proper buttons, change happens in couple of seconds)
- Press Reset button to go floor 1
 You will see the door closes and opens between the floors and remains open when you stay on the floor by 7 segment display.