# Project 7: Postfix Calculator

E210/B441, Spring 2020

Version 2020.0

Autograder Due: 11:59pm, Monday, April 27, 2020

Demo Due: 11:59pm, Monday, April 27, 2020

### Overview

In this lab you will construct a postfix calculator which will receive commands and return values over a UART interface.

## Background

#### Postfix Calculators

Postfix notation, or Reverse polish notation, is a way of writing mathematical expressions where each binary operator is preceded by the two operands it applies. Here are a few examples of arithmetic expressions in traditional (or infix) and equivalent expressions in reverse Polish notation.

| Infix expression | Postfix notation |
|------------------|------------------|
| 3 - 2            | 3 2 -            |
| (5 + 3 ) * 2     | 2 5 3 + *        |
| (12 - 3 ) /3     | 12 3 - 3 /       |

It is convenient to implement a processor for the postfix operations by using a stack. When parsing a postfix expression, push incoming operands to the stack. In case of an arithmetic operation, pop the two operands from the stack, compute the result of the arithmetic, and push the result back onto the stack. In case of a unary operation, pop the top of the stack and push the result back to the stack.

For example, assume the following expression in infix notation:

$$(5 + 3) * 2$$

To calculate the expression on infix processor, the expression has to be converted into postfix notation:

```
2 5 3 + *
```

The following program instructs the postfix processor to evaluate the expression:

Here, it is important to understand that when you use an operator, you will have one less operand and one less operator on your stack (since we require two operands for every operation). In this case, after we use the '+' operator, our stack is: [2 8 \*]. After we use the '\*' operator, our stack is: [16].

#### Stacks in Hardware

A stack is an abstract data type that stores elements in a Last-In-First-Out (LIFO) ordering. The stack implements two operations, PUSH(X) and POP(). PUSH(X) adds the value X to the stack, POP() returns the top value from the stack. Whereas most software implementations of stacks allow the stack to grow to (near) arbitrary sizes, our hardware implementation will be based on a fixed-size memory array (M) and a Stack-Pointer (SP). The SP indicates where the current head of the stack is, and is adjusted automatically each time a stack operation is carried out.

Thus, the PUSH(X) operation is performed in two steps:

- Write the input data (X) to the memory location addressed by SP (M「SP ← X)
- Increment SP by 1 (SP ← SP + 1)


The POP() operation is performed in two steps:

- Return the data from the memory location addressed by the SP ( data ← M[SP] )
- Deciment SP by 1 (SP ← SP 1)


As our stack is array based, the exceptions to the above rules are:

- 1. If the stack (M) is full, PUSH(X) operations will fail.
- 2. If the stack (M) is empty, POP() operations will fail.


For an example, assume we want to build a stack out of a 4-element array. Initially, our array is empty, and the Stack-Pointer (SP) points to the zeroth (or top) element.




After a PUSH(0xA) operation is completed, the stack should look like this:



Again, after another PUSH(0xB) operation, the stack should look like this:




After two more push operations, PUSH(0xC), PUSH(0xD), your stack should look like this. Notice that in this example SP has wrapped around back to index 0. Although the exact value of SP for this case does not matter, what does matter is that the stack tracks an internal full status, here indicated by the FULL signal being true.




Subsequent PUSH() operations will fail, as the stack cannot accept additional values.


If we call POP(), we get something like this, where the value 0xD is returned, and the SP correctly points to the next "free" element. Notice, we do not need to physically remove the value 0xD from the stack, but can overwrite it for subsequent PUSH() operations.



After we call POP(), POP(), POP(), we should be left with the following (empty) stack:



Subsequent calls to POP() will fail, as there are no new values to return. Finally, when a new PUSH(0xE) is called, the stack will look as follows:



### **Verilog Memory**

It is often useful to represent an array of 8-bit (1 byte) values in Verilog. This can be represented as a 2D array of signals:

```
reg [7:0] memory [0:127];
```

Thus, memory[2] will access the second (1 byte) value in the memory. memory[2][3] will access the 3'rd bit in the 2nd byte of the memory array.

## **Assignment Description**

Your assignment is to create the following Verilog modules and testbenches as specified below.

### **UART (Old)**

Create a Verilog file named uart.v which defines a module as follows:

```
output [7:0] rx_data,
output rx_ready,
);
```

This module is unchanged from the previous project. We recommend you re-use your code or take advantage of the code we have provided. If your UART design is non-functional, please see <a href="#">Appendix I: Reference UART</a>.

### Synchronizer (Old)

Create a Verilog file named synchronizer.v which defines a module as follows:

```
module synchronizer (
    input         clk, //your local clock
    input         async, //unsynchronized signal
    output        sync //synchronized signal
    );

    // Create a signal buffer
    reg [1:0] buff;

    always @ (posedge clk) begin
        if (async) buff <= 2'b11;
        else             buff <= {buff[0], 1'b0};
    end

    assign sync = buff[1];

endmodule</pre>
```

This module is unchanged from the previous project. We recommend you re-use your code or take advantage of the code we have provided.

### SevSegDriver (Optional)

Create a Verilog file named SevSegDriver.v which defines a module as follows:

```
module SevSegDriver (
    input clk,
    input rst,
    input [7:0] byte0,
```

```
input [7:0] byte1,
  output [6:0] seg,
  output [3:0] an
);
```

This module is unchanged from the previous project. We recommend you re-use your code or take advantage of the code we have provided.

### Stack (New)

This module declares a 128-entry stack of 8-bit (1 byte) elements. It should be defined as follows:

NOTE: In addition to pop and push requests, your stack should also account for a simultaneous pop and push. Think about it this way: It wouldn't make sense to push something on, then immediately pop it off. So what needs to happen?

```
module stack(
   input
               clk,
   input
               rst,
   input
              push req,
   input
              pop req,
   input [7:0] data in,
   output [7:0] TOS,
                    //top of stack
              TOS valid,
   output
              push err,
   output
   output
              pop err
);
```

NOTE: When should push\_err and pop\_err be raised? Hint: You've already seen when. Also, TOS\_valid means the TOS entry is valid. For an empty stack, TOS\_valid should be false. For a stack with 1 or more elements, TOS\_valid should be true. You can think of TOS\_valid as "!empty".

### Calculator (New)

This module defines a postfix calculator. This module should instantiate a stack internally.

```
module calculator(
    input     clk,
    input     rst,
```

```
input [7:0] in_data,
input in_req,
output out_ready,
output [7:0] out_data,
output err
);
```

Upon rst, it will reset to a default state with a clear stack. It then accepts incoming byte requests over  $rx_{data}$  (only valid when  $rx_{ready}$  is high). These bytes are interpreted as follows

- out ready indicates when your calculator is ready to provide ("send out") a value.
- err is a general error message.
- in req is a request to input an operand or operator to the calculator.

•

#### See the block diagram below to see how things connect to each other!


| Byte (Hex) | Operation     | Description   |
|------------|---------------|---|
| 0xff       | PEEK()        | Return the top byte of the stack over UART  |
| 0xfe       | AND ( X Y & ) | AND the top two values on the stack, push the result back onto the stack                |
| 0xfd       | OR ( X Y   )  | OR the top two values on the stack, push the result back onto the stack                 |
| 0xfc       | NOT ( Y ~ )   | NOT the top value on the stack, push the result back onto the stack                     |
| 0xfb       | XOR ( X Y ^)  | XOR the top two values on the stack, push the result back onto the stack                |
| 0xfa       | ADD (X Y +)   | Add the top two values on the stack, push the result (X + Y) back onto the stack        |
| 0xf9       | SUB (X Y -)   | Subtract the top two values on the stack, push the result ( X - Y ) back onto the stack |
| 0xf8       | INC (X 1 +)   | Increment the top value on the stack by 1, push the result back onto the stack          |
| 0xf7       | UNUSED        | Reserved for future expansion   |
| 0xf6       | UNUSED        | Reserved for future expansion   |
| 0xf5       | POP()         | Remove the top value from the stack. Returns it over UART.                              |

| 0xf4 - | PUSH(value) | Add a new value to the stack. The value added is  |
|--------|-------------|---|
| 0x00   |             | the byte received, e.g. $0 \times 02 = PUSH(2)$ . |

If a PEEK() operation is called, the calculator should return a value over UART. It should set  $tx_data$  correspondingly, and raise  $tx_req$  for 1 clock cycle. If PUSH() is called on a full stack or PEEK() is called on an empty stack, it should raise  $tx_err$  for >=1 clock cycle to indicate an invalid request.

### Top (New)

Your module should receive UART packets over the RX link, use the UART module to decode them. It should then pass the decoded values into the Calculator module. Any calculator responses should be passed to UART for transmission over the TX line. The UART's tx\_err should be connected to led[0]. The calculator's err should be connected to led[1]. The use of the 7-Segment Displays and remaining LEDs is optional. A diagram is shown below. clk and rst connections are not shown. Dashed blocks are optional.



To do this, create a Verilog file named top.v which defines a module as follows:

Hint: The  $in\_req$  signal cannot be directly connected to the  $rx\_ready$  signal of UART because the  $rx\_ready$  signal is high for 10400 clock cycles. That's enough time to push many values to your calculator stack. You will need to create a small state machine in top.v to set the  $in\_req$  signal high for just one clock cycle each time  $rx\_ready$  goes high.

#### **Testbench**

For this project, we do not require any testbenches for the autograder, since there are too many combinations of different operands and operators. HOWEVER, you should still write your own testbenches!

Remember to select "System Verilog" from the "File Type" drop-down menu.

### Constraints

You will also need to reconfigure your constraints file to align with the top-level module declaration. The names should line up properly by default. A reference file is available in the Google Drive folder.

## Python Helper Script

For testing and demonstration, use the python script below. This allows you to communicate with the FPGA without having to convert between hex and ascii (the python script handles this)

### Calculator.py

To use the calculator.py to connect to your FPGA over UART, you need to specify the correct USB device. On Linux, it looks something like this:

\$ python3 calculator.py -s /dev/ttyUSB1

### **Evaluation**

The evaluation will have two steps, first submission of your source code and testbench to the autograder. Second, you will need to synthesize your design, download it to the FPGA and do a demonstration for the TA.

### Autograder (70%)

Log on to <a href="https://autograder.sice.indiana.edu">https://autograder.sice.indiana.edu</a> and submit your code as per Project 1.

### Demonstration (30%)

Program your FPGA with your calculator and demonstrate your working system to the TA. You will not receive full points until the TA has approved your demonstration.

## Appendix I: Reference UART

If your UART module from Project 6 is not functioning correctly, we have provided a correct reference implementation for you. You are allowed to utilize this UART for subsequent projects.


You will need to download both the files listed below:

uart.edf
uart.v


uart.edf is a post-synthesis netlist of a UART design. uart.v is a "stub" that contains only the uart module definition.

#### In Vivado, you will need to

- Create a project.
- Select "Add or Create Design Sources".
- Now select both the uart.edf and uart.v files.
- (Optional, but recommended) Select the "Copy sources to project" checkbox.
- Select "Finish"



- Add other sources as normal.
- Instantiate a uart module as normal.
- Your "Sources" window should look like this.



• The remaining development, testing, and synthesis steps are unchanged.