

Truth Tables







Andrew Lukefahr

Project 0: Logic Gates

- Implement AND, OR, and NOT on a Basys3 FPGA
- This is a “completion” lab, no new code
- Expect you to complete this by next week
- For questions, email Chris Sozio

Last Time


- Logic Gates



Truth Table


- “A **truth table** is a mathematical table used in logic which sets out the functional values of logical expressions on each of their functional arguments, that is, for each combination of values taken by their logical variables” [wiki]
- A mapping of **all possible input values** to output values

Logic Gate Truth Table



A	B	Z

Truth Table Practice



A	B	C	Cout	S
0	0	0		
0	0	1		
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
1	1	1		

• \rightarrow AND

+ \rightarrow OR

Truth Table to Boolean Equations

A	B	C	Z
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

1. Find each '1' output
2. Write the equation for that output
3. 'OR' the above equations together

$$Z = \underbrace{\bar{A} \cdot \bar{B} \cdot \bar{C}} + \underbrace{\bar{A} \cdot B \cdot C} + \underbrace{A \cdot \bar{B} \cdot \bar{C}} + \underbrace{A \cdot B \cdot C}$$

"DeMorgan"

Truth Table to Boolean Equations

A	B	C	Z
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0

1. Find each '1' output
2. Write the equation for that output
3. 'OR' the above equations together

Truth Table to Boolean Equations

A	B	C	Z
<u>0</u>	<u>0</u>	<u>0</u>	<u>1</u>
0	0	1	0
<u>0</u>	<u>1</u>	<u>0</u>	<u>1</u>
0	1	1	0
1	0	0	0
<u>1</u>	<u>0</u>	<u>1</u>	<u>1</u>
1	1	0	0
1	1	1	0

1. Find each '1' output
2. ~~Write the equation~~ for that output's row
'AND' the inputs
3. 'OR' the above equations together

$$Z = \bar{A} \cdot \bar{B} \cdot \bar{C} +$$

$$\bar{A} \cdot B \cdot \bar{C} +$$

$$\underline{A} \cdot \underline{\bar{B}} \cdot C$$

• - AND


+ - OR

Truth Table to Boolean Equations

A	B	C	Z
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0

$$Z = \overline{A} \cdot \overline{B} \cdot \overline{C} + \overline{A} \cdot B \cdot \overline{C} + A \cdot \overline{B} \cdot C$$

$$\Rightarrow \boxed{A} \Rightarrow A \cdot B \Rightarrow A \& B$$




Truth Table to Boolean Equations

A	B	C	Z
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0

$$Z = \overline{A} \cdot \overline{B} \cdot \overline{C} + \overline{A} \cdot B \cdot \overline{C} + A \cdot \overline{B} \cdot C$$

$$Z = (A \& B) \& C \& D$$

A B C



More Truth Tables!

Inputs		Outputs			
a	b	d0	d1	d2	d3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

More Truth Tables!

$$\boxed{d_0 = \bar{a} \cdot \bar{b}} \text{ decoder}$$
$$d_1 = \bar{a} \cdot b$$

Inputs		Outputs			
a	b	d0	d1	d2	d3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

More Truth Tables!

Inputs			Outputs			
a	b	e	d0	d1	d2	d3
0	0	0	0	0	0	0
0	0	1	1	0	0	0
0	1	0	0	0	0	0
0	1	1	0	1	0	0
1	0	0	0	0	0	0
1	0	1	0	0	1	0
1	1	0	0	0	0	0
1	1	1	0	0	0	1

More Truth Tables!

Inputs			Outputs			
<u>a</u>	<u>b</u>	<u>e</u>	d0	d1	d2	d3
0	0	0	0	0	0	0
0	0	1	1	0	0	0
0	1	0	0	0	0	0
0	1	1	0	1	0	0
1	0	0	0	0	0	0
1	0	1	0	0	1	0
1	1	0	0	0	0	0
1	1	1	0	0	0	1

$$d_0 = \bar{a} \cdot \bar{b} \cdot e$$

decoder

de multiplex...

(Skip)

More Truth Tables!

A	B	S	Z
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

Verilog → programming language for
describing digital
logic circuits.

Verilog

"SystemVerilog" = "Verilog"

$x += 2$

$x = x + 2$

① $x = A \& B$

$x = \text{new}, y = \text{old}$

②

Verilog

Python


happen
in
parallel

happen
in
sequence

$x = A \& B$
 $y = x \& C$

Example: Seat Belt Alarm

- Inputs:
 - k : a car's key in the ignition slot (logic 1)
 - p : a passenger is seated (logic 1)
 - s : the passenger's seat belt is buckled (logic 1)
- Goal: Set an output `alarm` to logic 1 if:
 - The key is in the car's ignition slot ($k==1$), and
 - A passenger is seated ($p==1$), and
 - The seat belt is not bucked ($s==0$)



Example: Seat Belt Alarm

Inputs:


- k : a car's key in the ignition slot (logic 1)
- p : a passenger is seated (logic 1)
- s : the passenger's seat belt is buckled (logic 1)

Goal: Set an output alarm to logic 1 if:


- The key is in the car's ignition slot ($k==1$), and
- A passenger is seated ($p==1$), and
- The seat belt is not buckled ($s==0$)

3 inputs = 2^3 rows

	k	p	s	alarm
0 →	0	0	0	0
1 →	0	0	1	0
	0	1	0	0
	0	1	1	0
	1	0	0	0
	1	0	1	0
	1	1	0	1
	1	1	1	0



$$alarm = (k \cdot p) \cdot \overline{s}$$




Example: Seat Belt Alarm

- Goal: Set an output alarm to logic 1 if:
 - The key is in the car's ignition slot ($k==1$), and
 - A passenger is seated ($p==1$), and
 - The seat belt is not bucked ($s==0$)

Example: Seat Belt Alarm

- Goal: Set an output alarm to logic 1 if:
 - The key is in the car's ignition slot ($k==1$), and
 - A passenger is seated ($p==1$), and
 - The seat belt is not bucked ($s==0$)



Hardware Description Languages

- Different ways represent same same digital circuit:
 - Circuit Schematic \leftarrow
 - Boolean function $\leftarrow \text{alarm} = k \cdot s \cdot \hat{p}$
 - Truth Table
- All 3 fail with “big” digital circuits
- 4th Option: **Hardware description language (HDL)** \leftarrow
- HDL: a programming language, specialized to model digital circuits

- Two main HDLs today:


- \rightarrow • Verilog (this course)
- \rightarrow • VHDL

! "System Verilog"

Versatile HDL / (Very High Speed HDL

Structural and behavioral modeling

Verilog supports modeling at four levels of abstraction:




In some books, algorithmic modeling is considered to be the only behavioral modeling.

In addition to this, Verilog supports hierarchical models, in which the models at a higher level use the instantiations of the lower level models.

We will use algorithmic, dataflow and gate level modeling.

Boolean Logic in Verilog




- We can use Boolean logic models in Verilog:

```
assign alarm = (k & p) & ~s;
```

- Evaluated when **any** of the right-hand-side operands changes
- Assigns a new value to the left-hand-side operand

Boolean Logic in Verilog



$$\text{alarm} = k \cdot p \cdot \overline{s}$$

↑ ↑ ↑ ↑ ↑

- We can use Boolean logic models in Verilog:

→ `assign alarm = (k & p) & ~s;`

NOT

- Evaluated when **any** of the right-hand-side operands changes
- Assigns a new value to the left-hand-side operand

Verilog Example

$\frac{1}{10^9}$ seconds


```
\timescale 1 ns/1 ns
```

```
//-----  
// Example: Belt alarm  
// Model: Boolean level  
//-----
```

```
module BeltAlarm(  
    input k, p, s,      // definition of input ports  
    output alarm        // definition of output ports  
);
```

```
    assign alarm = k & p & ~s; //Boolean equation
```

```
endmodule
```



Verilog Gate-level modeling

- Verilog can also use logic-gate level models
- Verilog supports predefined logic gates:
 - and, or, xor, nand, nor, xnor
 - buf, not, bufif, notif
- Example: `and and_1 (n1, k, p) ;`
- Instantiated like submodules, but they do not need a module definition.
 - Cover submodules soon...

HDL's in general

Verilog Gate-Level Example

```
`timescale 1 ns/1 ns


//-----
// Example: Belt alarm
// Model:   Gate level
//-----

module BeltAlarm(
    input k, p, s, // definition of input ports
    output alarm    // definition of output ports
);

    wire n1, n2;           // definition of wires

    and and_n1(n1, k, p);   // instantiations of
    not not_n2(n2, s);      // primitive gates
    and and_a1(alarm, n1, n2);

endmodule
```



Stopped here!

Pl
wine
office
constraints
hours

Aside: Synthesis

- In Synthesis, Vivado auto-magically:
 - Translates Boolean models into gate-level models
 - Simplifies and minimizes the gate-level models
- All you have to do is ... wait ...

2 seats?




- What if I have a car with 2 seats?
 - *k*: a car's key in the ignition slot (logic 1)
 - *st_pas*: the passenger is seated (logic 1)
 - *sb_pas*: the passenger's seat belt is buckled (logic 1)
 - *st_drv*: the driver is seated (logic 1)
 - *sb_drv*: the driver's seat belt is buckled (logic 1)


Goal: Set an output *alarm* to logic 1 if:

The key is in the car's ignition slot ($k==1$), and
(($st_drv==1$ and $sb_drv == 0$) or
($st_pas==1$ and $sb_pas == 0$))

2 seats: Solution 1



Solution 2: Use Submodules



Submodule Example

```
`timescale 1 ns/1 ns

module TwoBeltAlarm(
    input k, st_pas, sb_pas,
    input st_drv, sb_drv
    output alarm
);

    wire al_pas, al_drv; //intermediate wires

    //submodules, two different examples
    BeltAlarm ba_drv(k, st_drv, sb_drv, al_drv); //no named arguments
    BeltAlarm ba_pas(.k(k), .p(st_pas),
        .s(sb_pas), .alarm(al_pas)); // with named arguments

    assign alarm = al_pas | al_drv;
endmodule
```

```
`timescale 1 ns/1 ns

module BeltAlarm(
    input k, p, s,
    output alarm
);

    assign alarm = k & p & ~s;

endmodule
```

Hierarchical Models

- Modules are basic building block in Verilog
- Group modules together to form more complex structure

Testing

Unit Testing

- **UNIT TESTING** is a level of software testing where **individual components** of a software **are tested**. The purpose is to validate that each unit of the software performs as designed.
- We're going to test (almost) every module!

TestBench

- Another Verilog module to drive and monitor our Verilog module
- Goal is to simulate real-world usage to evaluate correctness

Simulation vs Synthesis


- **Synthesis:** Real gates on real hardware
 - Only “synthesizable” Verilog allowed
- **Simulation:** Test our design with software
 - “Non-synthesizable” Verilog allowed
 - \$initial
 - \$display

TestBenches

- Another Verilog module to drive and monitor our “Synthesizable” module

TestBenches

- Another Verilog module to drive and monitor our “Synthesizable” module



“initial” statement

- **Simulation only!**
- An initial block starts at simulation time 0, executes exactly once, and then does nothing.
- Group multiple statements with `begin` and `end`.
 - `begin/end` are the ‘{’ and ‘}’ of Verilog.

```
initial
begin
    a = 1;
    b = 0;
end
```

Delayed execution

- If a delay `#<delay>` is seen before a statement, the statement is executed `<delay>` time units after the current simulation time.

```
initial
begin
    #10 a = 1; // executes at 10 time units
    #25 b = 0; // executes at 35 time units
end
```

- We can use this to test different inputs of our circuits

timescale 1ns / 1ps ←

Delayed execution

10.0005 ← appear
10.0001 ← the same

- If a delay #<delay> is seen before a statement, the statement is executed <delay> time units after the previous statement.

```
initial  
begin  
  (0 ns) #10 a = 1; // executes at 10 time units  
          #25 b = 0; // executes at 35 time units  
end
```

- We can use this to test different inputs over time on our circuits

\$monitor

- `$monitor` prints a new line every time it's output changes
- C-like format
- ```
$monitor($time,
 "K= %b, P= %b, S= %b, A= %b\n",
 K, P, S, A) ;
```

## Example Output:

```
0 K= 0, P= 0, S= 0, A= 0
5 K= 1, P= 0, S= 0, A= 0
10 K= 1, P= 1, S= 0, A= 1
```

# \$monitor

- `$monitor` prints a new line every time it's output changes
- C printf-like format

- `$monitor($time,`  
    `"K= %b, P= %b, S= %b, A= %b\n",`  
    `K,P,S,A) ;`

*%b = binary*

*%h = hex*

*%d = decimal*

## Example Output:

```
0 K= 0, P= 0, S= 0, A= 0
5 K= 1, P= 0, S= 0, A= 0
10 K= 1, P= 1, S= 0, A= 1
```

# Tasks in Verilog

- A task in a Verilog simulation behaves similarly to a C function call.

```
task taskName
 input localVariable1;
 input localVariable2;

 #1 //1 ns delay
 globalVariable1 = localVariable1;
 #1 // 1ns delay
 assert(globalVariable2 == localVariable2)
 else $fatal(1, "failed!");

endtask
```

There is a function in Verilog. We don't use it.


# Seatbelt Testbench

```
module BeltAlarm(
 input k, p, s,
 output alarm
);


 wire n1, n2;

 and and_n1(n1, k, p);
 not not_n2(n2, s);
 and and_al(alarm, n1, n2);

endmodule
```




# Testbench for 2 SeatBelt!





## Next Time

- Continue with Verilog



Python

```
def foo(a, b, c):
 ① $\hookrightarrow x = a \& b$
 ② $\hookrightarrow y = a \& c$
 ③ $\hookrightarrow z = x \& y$
 return [x, y, z]
```

$foo(1, 1, 0)$

# Testing a Full Adder

```
`timescale 1ns / 1ps
```

```
/// initialize FullAddr
```

```
initial
begin
```

```
//$monitor optional
```

```
#1 //wait 1ns
```

```
a = 1; b = 0; ci = 0;
```

```
#0.001 // 1ps
```

```
assert(s == 1) else $fatal(1, "s");
```

```
assert(co == 0) else $fatal(1, "co");
```

```
#1 //wait 1ns
```

```
a = 1; b = 1; ci = 0;
```

```
#0.001 // 1ps
```

```
assert(s == 0) else $fatal(1, "s");
```

```
assert(co == 1) else $fatal(1, "co");
```

```
$finish;
```

```
end
```

```
module FullAddr (
 input a,b,ci,
 output s, co
);

 s = a ^ b ^ ci;
 co = a & b | (a ^ b) & ci;

endmodule
```

Handwritten addition:  
1  
+ 0  
+ 0  
---  
0 1

Handwritten addition:  
1  
+ 1  
+ 0  
---  
1 0

Handwritten notes:  
return  
print

# Testing a Full Adder

```
`timescale 1ns / 1ps

/// initialize FullAddr

initial
begin

 //$monitor optional

 #1 //wait 1ns
 a = 1; b = 0; ci = 0;
 #0.001 // 1ps
 assert(s == 1) else $fatal(1, "s");
 assert(co == 0) else $fatal(1, "co");

 #1 //wait 1ns
 a = 1; b = 1; ci = 0;
 #0.001 // 1ps
 assert(s == 0) else $fatal(1, "s");
 assert(co == 1) else $fatal(1, "co");

 $finish;
end
```

```
module FullAddr (
 input a,b,ci,
 output s, co
);

 s = a ^ b ^ ci;
 co = a & b | (a ^ b) & ci;

endmodule
```

# Tasks in Testing

```
module FullAddr (
 input a,b,ci,
 output s, co
);
 s = a ^ b ^ ci;
 co = a & b | (a ^ b) & ci;
endmodule
```

```
`timescale 1ns / 1ps
```

```
// declare a,b,ci, s, & co
```

```
FullAddr fa0 (.a(a), .b(b), .ci(ci), .s(s), .co(co));
```

✓ task TestOne; //set module signals to T(est) values  
 input aT, bT, ciT, sT, coT;

```
#1
```

→ a = aT; b = bT; ci = ciT;

```
#1
```

```
assert(s == sT) else $fatal(1, "s failed");
```

```
assert(co == coT) else $fatal(1, "co failed");
```

```
endtask
```

```
initial
```

```
begin
```

```
TestOne(.aT(1), .bT(0), .ciT(1), .sT(1), .coT(0)); ✓
```

```
TestOne(.aT(1), .bT(1), .ciT(0), .sT(0), .coT(1));
```

```
$finish;
```

```
end
```

a=1    b=0    ci=1    s=1    co=0  
 a=1    b=1    ci=0    s=0    ~~co~~ co=1

```

 1
 + 0
 + 1

 10

```

# Tasks in Testing

```

/// module definition
// declare a0,a1,b0,b1,ci, s0,s1,& co

TwoBitAdder tba0 (a0,a1,b0,b1,ci,s0,s1,co);

task TestTwo;

```

```

module TwoBitAddr(
 input a0, a1, b0, b1, ci,
 output s0, s1, co
);
 wire r;
 FullAddr fa0 (a0,b0,ci,s0,r);
 FullAddr fa1 (a1,b1,r,s1,co);
endmodule

```

*input  $a_1^T, a_0^T, b_1^T, b_0^T, cin^T, cout^T, s_1^T, s_0^T$ ;*

*#1*

*$a_1 = a_1^T; a_0 = a_0^T; b_1 = b_1^T; b_0 = b_0^T; cin = cin^T$ ;*

*#1*

*assert( $co == co^T$ ) else \$fatal(1, "cout failed\n");*  
*assert( $(s_0 == s_0^T) \&\& (s_1 == s_1^T)$ ) else \$fatal(1, "sum failed\n");*

```

endtask

initial begin
 a1 a0 b1 b0 ci cout s1 s0
 TestTwo(0,0,0,0,0, 0,0,0); // a=00 + b=00 + ci=0 => s=00 co=0
 TestTwo(0,0,0,0,1, 0,0,1); // a=00 + b=00 + ci=1 => s=01 co=0
 //more tests + $finish
end

```

# Tasks in Testing

```
/// module definition
// declare a0,a1,b0,b1,ci, s0,s1,& co

TwoBitAdder tba0 (a0,a1,b0,b1,ci,s0,s1,co);

task TestTwo;
 input a1T, a0T, b1T, b0T, ciT;
 input coT, s0T, s1T;

 #1
 a0 = a0T; a1 = a1T; b0 = b0T; b1=b1T, ci = ciT;
 #1
 assert((s0 == s0T) && (s1 == s1T)) else $fatal(1, "s failed");
 assert(co == coT) else $fatal(1, "co failed");
endtask

initial begin
 TestTwo(0,0,0,0,0, 0,0,0); // 00 + 00 + 0 = 000
 TestTwo(0,0,0,0,1, 0,0,1); // 00 + 00 + 1 = 001
 //more tests + $finish
end
```

```
module TwoBitAddr(
 input a0, a1, b0, b1, ci,
 output s0, s1, co
);
 wire r;
 FullAddr fa0 (a0,b0,ci,s0,r);
 FullAddr fa1 (a1,b1,r,s1,co);
endmodule
```

# Tasks in Testing

- `tasks` are very useful for quickly testing Verilog code
- Call a `task` to quickly change + check things
- A `task` can call another `task`