


Multiplexers Demultiplexers


Andrew Lukefahr

Last Time: Encoder / Decoder



Encoders

- Have: 4 input wires
- Want: Encoded data to 2 output wires




	<u>Inputs</u>				<u>Outputs</u>		<u>dec</u>
	<u>a</u>	<u>b</u>	<u>c</u>	<u>d</u>	<u>e_1</u>	<u>e_0</u>	
0	1	0	0	0	0	0	0
1	0	1	0	0	0	1	1
2	0	0	1	0	1	0	2
3	0	0	0	1	1	1	3

$$e_1 = c \mid d;$$

$$e_0 = b \mid d;$$

Decoders

- Have: 2-bit encoded data
- Want: 4 wires



e_1	e_0	w	x	y	z
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

$$z = \neg e_1 \wedge \neg e_0$$

$$y = \neg e_1 \wedge e_0$$

$$x = e_1 \wedge \neg e_0$$

$$w = e_1 \wedge e_0$$

* Boolean optimizations possible

This time

- Multiplexers
- Demultiplexers
- Verilog arrays
- Binary Arithmetic


Multiplexer

- Input “Selector”: Lets one input through at a time
- 2^N data input wires , N “select” inputs, 1 output






Multiplexer


- 2^N data input wires , N “select” inputs, 1 output,



Multiplexer: Train Examples



Multiplexer



<u>s_1</u>	<u>s_0</u>	<u>a</u>	<u>b</u>	<u>c</u>	<u>d</u>	e
0	0	0	0	0	0	0 (a)
0	0	1	X	X	X	1 (a)
0	1	X	0	X	X	0 (b)
0	1	X	1	X	X	1 (b)
1	0	X	X	C	X	C
1	1	X	X	X	D	D

$$e_a = \overline{s_1} \# \overline{s_0} \# a$$

$$e_b = \overline{s_1} \# s_0 \# b$$

$$e_c = s_1 \# \overline{s_0} \# c$$

$$e_d = s_1 \# s_0 \# d$$

Multiplexer

S_1	S_0	<u>a</u>	<u>b</u>	<u>c</u>	<u>d</u>	e
0	0	0	0	0	0	0
0	0	0	0	0	1	0
0	0	0	x	x	x	0 (a)
0	0	1	x	x	x	1 (a)
0	1	x	0	x	x	0 (b)
0	1	x	1	x	x	1 (b)
1	0	x	x	c	x	c
1	1	x	x	x	d	d

$$e = e_a \mid e_b \mid e_c \mid e_d$$

$$e_a = \bar{S}_1 \cdot \bar{S}_0 \cdot a$$

$$e_b = \bar{S}_1 \cdot S_0 \cdot b$$

$$e_c = S_1 \cdot \bar{S}_0 \cdot c$$

$$e_d = S_1 \cdot S_0 \cdot d$$

Multiplexer

$$e = e_a \mid e_b \mid e_c \mid e_d$$


$$e_a = \overline{s_1} \wedge \overline{s_0} \wedge a$$

$$e_b = \overline{s_1} \wedge s_0 \wedge b$$


$$e_c = s_1 \wedge \overline{s_0} \wedge c$$

$$e_d = s_1 \wedge s_0 \wedge d$$

Multiplexer



2¹ I O N
2² A I O N



$$e = e_a \mid e_b \mid e_c \mid e_d$$

$$e_a = \overline{s_1} \cdot \overline{s_0} \cdot a$$

$$e_b = \overline{s_1} \cdot s_0 \cdot b$$

$$e_c = s_1 \cdot \overline{s_0} \cdot c$$

$$e_d = s_1 \cdot s_0 \cdot d$$

Multiplexer Verilog

```
module mux4 (
    input a,b,c,d,
    input s1, s0,
    output m
);
```

wire

```
endmodule
```

Multiplexer Verilog

fixme!

```
module mux4 (
    input a,b,c,d,
    input s1, s0,
    output m
);
```

```
wire ao = ~s1 & ~s0 & a; ea
wire bo = ~s1 & s0 & b; eb
wire co = s1 & ~s0 & c; ec
wire do = s1 & s0 & d; ed
```

```
assign m = ao | bo | co | do;
```

```
endmodule
```



note: skip
assign stmts.

Demultiplexers

- Opposite of a “multiplexer”
- 1 data input, N “select” inputs, 2^N outputs


Demultiplexers

- Opposite of a “multiplexer”
- 1 data input, N “select” inputs, 2^N outputs



Train Example

Train Example



Arrays in Verilog

C- ~~int~~ int foo [5];

wire [15:0] foo;

- Bundle multiple wires together to form an array.

type [mostSignificantIndex:leastSignificantIndex] name;

• Examples

flipped C → • wire[15:0] x; //declare 16-bit array

C-like → • x[2] // access wire 2 within x

python-like → • x[5:2] //access wires 5 through 2

• x[5:2] = {1,0,y,z}; //concatenate 4 signals



wire [15:0] x

$$x = y$$

wire [0:15] y

~~x[2:5]~~ = {z, y, 0, 1};

Arrays in Verilog

- Can also be used in module definitions

```
module multiply (
    input [7:0]      a,      //8-bit signal
    input [7:0]      b,      //8-bit signal
    output [15:0]    c       //16-bit signal
);
//stuff
endmodule
```

{ 42, 28 }

Constants in Verilog

- A wire only needs 1 or 0

wire foo = 1;

- Arrays need more bits, how to specify?

wire [15:0] bar = 42;

bits' radix value

0x42;

8'h0 0000 0000

9'd3 = 0 0000 0011

8'hff; 1111 1111

3'b2 = 010

- RULE: Always specify the bit-widths and notation!

Constants in Verilog

- A wire only needs 1 or 0
- Arrays need more bits, how to specify?
- `8'h0 = 0000 0000 //using hex notation`
- `8'hff = 1111 1111`
- `8'b1 = 0000 0001 // using binary notation`
- `8'b10 = 0000 0010`
- `8'd8 = 0000 1000 //using decimal notation`
- **RULE: Always specify the bit-widths and notation!**

Constants in Verilog

```
module mtest;
```

```
    reg [7:0] aa = {1'b0, 1'b1, 1'b0, 1'b0,  
                    1'b1, 1'b0, 1'b0, 1'b0};
```

```
    reg [7:0] bb = 8'b01001000; {{}}
```

```
    wire [15:0] cc ;
```

```
    reg [7:0] yy = {8{1'b1}};
```

```
    reg [7:0] zz = 8'hff; = 8'b1111 1111
```

```
multiply m0(.a(aa), .b(8'h1), .c(cc));
```

WIRE [7:0] foo = {{8{1'b1}}};

```
endmodule
```

foo =

0000 0000 ... 0000 ... 0001 ...

0000 ... 0001

Binary Arithmetic

- Questions on Mux / Demux? / Arrays?
- Is this review?
- Who has seen binary arithmetic before?
- Two's Complement

$$S-2 = S + -2$$

Binary Addition

- How do we add two binary numbers, x & y ?

Binary Addition

Add two binary numbers, $x \oplus y$.

$$x = \{ \begin{matrix} 0 \\ 1 \end{matrix} \} \quad y = \{ \begin{matrix} 0 \\ 1 \end{matrix} \}$$

$$\begin{array}{r} x \quad y \\ \hline 0 & 0 \\ 0 & 1 \\ 1 & 0 \\ 1 & 1 \end{array} \quad \begin{array}{c} \text{sum} \\ \hline 0 \\ 1 \\ 1 \\ 0 \end{array} \quad \begin{array}{c} \text{carry} \\ \hline 0 \\ 0 \\ 0 \\ 1 \end{array}$$

(10)

$$\begin{array}{r} 0 \\ + 1 \\ \hline 1 \end{array} \quad \begin{array}{r} 1 \\ + 1 \\ \hline 2 \end{array}$$

carry bit
↑
sum bit

Half Adder


X

x	y	carry	sum
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

Half Adder

<u>x</u>	<u>y</u>	<u>carry</u>	<u>sum</u>
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0


also xor?



OR


$$\text{sum} = \overline{x}y + \overline{x}\overline{y} = x \oplus y$$

$$\text{carry} = xy = x \wedge y$$




Half Adder ↴

i	a	b	C	S
0	0	0	0	0
1	0	1	0	1
2	1	0	0	1
3	1	1	1	0



$$S = a \bar{b} + \bar{a} b = a \oplus b$$

$$C = a b$$



Binary Addition

- What if x and y are 2-bits each?


Binary Addition

want to add 2-bit numbers?

$$x = \begin{cases} 00 \\ 01 \\ 10 \\ 11 \end{cases}$$

$$y = \begin{cases} 00 \\ 01 \\ 10 \\ 11 \end{cases}$$

$$\begin{array}{r} x & | \\ + y & + | \\ \hline 2 \end{array}$$



Half Adder

$$\text{sum} = 1 \oplus 1 = 0$$

$$\text{carry} = 1 \mid 1 = 1$$



Half Adder


$$\text{sum} = 0 \oplus 0 = 0$$

$$\text{carry} = 0 \mid 0 = 0$$



Actually need to add 3 things
 x, y , & Carry-in!

Full Adder




$$C_{out} = \overline{X} \overline{Y} C_{in} + X \overline{Y} C_{in} + X \overline{Y} \overline{C}_{in} + X Y C_{in}$$

$$Sum = \overline{X} \overline{Y} C_{in} + \overline{X} Y \overline{C}_{in} + X \overline{Y} \overline{C}_{in} + X Y C_{in}$$

Full Adder

X	Y	C_{in}	ϕ	C_{out}	Σ	H_A
0	0	0	0	0	0	0
0	0	1	0	0	0	0
0	1	0	0	0	1	0
0	1	1	0	0	1	0
1	0	0	0	0	1	0
1	0	1	0	0	1	0
1	1	0	0	0	0	0
1	1	1	0	0	1	0

$$\text{sum} = \left(\text{sum} = x \oplus y \right) \oplus C_{in} = x \oplus y \oplus C_{in}$$




$$\begin{array}{r}
 \text{Sum} \\
 \hline
 0 \\
 | \\
 | \\
 '0 \\
 | \\
 '0 \quad x \\
 + y \\
 \hline
 0 \quad z \\
 \hline
 1 + c_m \\
 \hline
 \text{sum}
 \end{array}$$

$$\text{Sum} = \text{Sum}(\text{sum}(a,b), C_{in})$$

Full Adder

i	x	y	z	C	S
0	0	0	0	0	0
1	0	0	1	0	1
2	0	1	0	0	1
3	0	1	1	1	0
4	1	0	0	0	1
5	1	0	1	1	0
6	1	1	0	1	0
7	1	1	1	1	1




$$x=1 = C=1$$

$$\begin{cases} x=0 \\ y=1 \end{cases} \quad \text{Cont}=1$$

$$\begin{cases} x=1 \\ y=0 \end{cases} \quad \text{Cont}=1$$


$$\begin{cases} x=0 \\ y=1 \\ Cin=1 \end{cases} \quad \begin{cases} x=0 \\ y=0 \\ Cin=1 \end{cases} \quad \begin{cases} x=1 \\ y=0 \\ Cin=1 \end{cases}$$

$$\begin{cases} x=1 \\ y=0 \\ Cin=1 \end{cases} \quad \begin{cases} x=1 \\ y=1 \\ Cin=1 \end{cases}$$




Full Adder

x	y	z	<u>Decoder</u>
0 0 0	0 0 0	0 0 0	0 1 2 3 4 5 6 7
0 0 1	0 1 0	0 0 0	1 0 0 0 0 0 0 0
0 1 0	0 0 1	0 0 0 0	0 1 0 0 0 0 0 0
$S(x, y, z) \neq \{1, 2, 4, 7\}$	0 0 0 1	0 0 0 0	0 0 0 1 0 0 0 0
$C(x, y, z) = \{3, 5, 6, 7\}$	0 0 0 0	1 0 0 0	0 0 0 0 1 0 0 0
1 1 0	0 0 0 x	0 1 0 0	0 0 0 0 0 1 0 0
1 1 1	0 0 0 0	0 0 0 1	0 0 0 0 0 0 1 0




↙


i	x	y	z	C	S
0	0	0	0	0	0
1	0	0	1	0	1
2	0	1	0	0	1
3	0	1	1	1	0
4	1	0	0	0	1
5	1	0	1	1	0
6	1	1	0	1	0
7	1	1	1	1	1



Full Adder



i	x	y	z	C	S
0	0	0	0	0	0
1	0	0	1	0	1
2	0	1	0	0	1
3	0	1	1	1	0
4	1	0	0	0	1
5	1	0	1	1	0
6	1	1	0	1	0
7	1	1	1	1	1



Multi-Bit Addition

- How do we build an adder if x & y are 4-bit numbers?

$$\begin{array}{r} \text{dec} \\ \hline 1 \\ + 1 \\ \hline 2 \end{array} \quad \begin{array}{r} \text{bin} \\ \hline 1 \\ + 1 \\ \hline 0 \end{array}$$


Multi-Bit Addition

have them
do?

$x \oplus y$ are 4-bit numbers?

$$\begin{array}{r} x \\ + y \\ \hline \end{array} \quad \begin{array}{r} 10 \\ + 11 \\ \hline 21 \end{array}$$


$$\begin{array}{r} 1010 \\ + 1011 \\ \hline 10101 \end{array}$$




$$16 + 0 + 4 + 0 + 1 = 21$$

Ripple-Carry Adder

Ripple-Carry Adder



$$\begin{aligned} X + Y &= X_3 X_2 X_1 X_0 \\ &\quad + Y_3 Y_2 Y_1 Y_0 \\ &\hline S_4 & S_3 & S_2 & S_1 & S_0 \end{aligned}$$




Gate Delay

- Gates are not magic, they are physical
- Takes time for changes flow through
- Assume 5ps / gate
- How fast can we update our adder?

Full Adder Gate Delay


- Assume 5ps/gate



- What is the total delay on s ? on c ?

Full Adder Gate Delay


- Assume 1ps/gate \swarrow



- What is the total delay on s ? on c ?

Ripple-Carry Gate Delays

- What is the total delay here?



Adder Gate Delays

- What is the total delay for:
 - 1-bit addition:
 - 4-bit addition:
 - 8-bit addition:
 - 16-bit addition:
 - 32-bit addition:
 - 64-bit addition:

Adder Gate Delays

- What is the total delay for:

- 1-bit addition:

15 ps

- 4-bit addition:

60 ps

- 8-bit addition:

120 ps

- 16-bit addition:

240 ps

- 32-bit addition:

480 ps

- 64-bit addition:


960 ps = ~ 1 GHz

Faster Adder Options?

- What can be done to build a faster 64-bit adder?

How to break carry dependencies?


“Fast” Adder Component



- Compute all carry bits in parallel
- Feed A,B, Carry directly into full adders in parallel
- Doesn't work in practice. ☹

Rethinking Half-Adders

Rethinking Half-Adders



Generate


$a_i + b_i$ are both 1, so they "generate" a carry-bit

ie,

$$\begin{array}{r} & | \\ & \text{carry bit generated!} \\ \boxed{1} & \\ + & | \\ \hline & 0 \end{array}$$


Propagate

$a_i \text{ or } b_i$ is 1, so will "propagate"
carry-bit if c_m is also 1




carry-bit is propagated (or passed through)
by the "prop" signal

“Fast Adder” Idea



Computing Carries



Next Time

- Arithmetic Logic Units (ALUs)