
Verilog Basics

Andrew Lukefahr


Truth Table to Boolean Equations

Α	В	С	Z
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
_1	0	1	1
1	1	0	0
1	1	1	0




Example: Seat Belt Alarm

- Goal: Set an output alarm to logic 1 if:
 - The key is in the car's ignition slot (k==1), and
 - A passenger is seated (p==1), and
 - The seat belt is not bucked (s==0)



Boolean Logic in Verilog



• We can use Boolean logic models in Verilog:

$$\rightarrow$$
 assign alarm = $(k \& p) \& \sim s;$

Evaluated when any of the right-hand-side operands changes

n2

Assigns a new value to the left-hand-side operand

C-Asside

a
$$Sb$$
 -> Litwise

a Sb -> logical

alarm

$$a = 5 = 0101$$

$$b = 2 = 0010$$

$$Q \gg 5^{2}$$

$$0101$$

$$8 0010$$

$$6000 = F$$

SEO 88 ZEO 4

Verilog Example

```
'timescale 1 ns/1 ns
// Example: Belt alarm
// Model: Boolean level
module BeltAlarm(
      input k, p, s,  // definition of input ports
output alarm  // definition of output ports
);
     assign alarm = k & p & ~s; //Boolean equation
endmodule
```

alarm

Testing

Unit Testing


• **UNIT TESTING** is a level of software testing where individual components of a software are tested. The purpose is to validate that each unit of the software performs as designed.

We're going to test (almost) every module!

TestBench

Another Verilog module to drive and monitor our Verilog module

Goal is to simulate real-world usage to evaluate correctness





Simulation vs Synthesis

- Synthesis: Real gates on real hardware
 - Only "synthesizable" Verilog allowed
- Simulation: Test our design with software
 - "Non-synthesizable" Verilog allowed
 - (\$initial
 - \$display

decoder-th demux-th sn

Jodecoder (demux & FPGA

"initial" statement

Simulation only!

- An initial block starts at simulation time 0, executes exactly once, and then does nothing.
- Group multiple statements with begin and end.
- begin/end are the '{'and'}' of Verilog.

initial begin

$$\begin{array}{l}
a = 1; \\
b = 0; \\
end
\end{array}$$

$$\begin{array}{l}
\alpha = 1; \\
d = 0; \\
d = 0;
\end{array}$$


$$\begin{array}{l}
b = 0; \\
d = 0;
\end{array}$$

• If a delay #<delay> is seen before a statement, the statement is executed <delay> time units after the current simulation time.

```
initial begin #10 a = 1; // executes at 10 time units #25 b = 0;// executes at 35 time units end \alpha = 0;
```

• We can use this to test different inputs of our circuits

Limes cale Ins/105 e Delayed execution



• If a delay #<de/lay> is seen before a statement, the statement is executed <de/lay> time units after the previous statement.

```
initial
begin

"""

#10 a = 1; // executes at 10 time units

#25 b = 0;// executes at 35 time units

end
```

We can use this to test different inputs over time on our circuits

\$monitor

- \$monitor prints a new line every time it's output changes
- C-like format
- \$monitor(\$time,

 "K= %b, P= %b, S= %b, A= %b\n",

 K,P,S,A);

Example Output:

\$monitor

- \$monitor prints a new line every time it's output changes
- C printf-like format

Example Output:

A simple testbench

```
`timescale 1ns/1ps
module BeltAlarm tb();
logic k, p, s;
wire alarm;
BeltAlarm dut0( .k(k), .p(p), .s(s),.alarm(alarm) );
initial
begin
    k = 'h0; p = 'h0; s = 'h0;
    $monitor ("k:%b p:%b s:%b a:%b", k, p, s, alarm);
    #10
    assert(alarm == 'h0) else $fatal(1, "bad alarm");
    $display("@@@Passed");
end
endmodule
```

```
module BeltAlarm(
    input k, p, s,
    output alarm
);

    assign alarm = k & p & ~s;
endmodule
```

A simple testbench

```
timescale 1ns/1ps
module BeltAlarm tb();
 wire alarm;
BeltAlarm dut0( .k(k), .p(p), .s(s),.alarm(alarm) );
⁄initial
 begin
  - k = 'h0; p = 'h0; s = 'h0;
     $monitor ('k:%b p:%b s:%b a:%b", k, p, s, alarm);
     assert(alarm 🚣 'h0) else $fatal(1, "bad alarm");
     $display("@@@Passed");
 end
 endmodule
```

```
module BeltAlarm(
    input k, p, s,
    output alarm
);

assign alarm = k & p & ~s;
endmodule
```

print ("70d", x)

olob > binary

loh > hex

lod = decimal





A task in a Verilog simulation behaves similarly to a C function call.

```
task taskName(
    input localVariable1,
    input localVariable2,
    );
    #1 //1 \text{ ns delay}
    globalVariable1 = localVariable1;
    #1 // 1ns delay
    assert (globalVariable2 == localVariable2)
        else $fatal(1, "failed!");
endtask
```

SeatBelt Task

```
task checkAlarm(
    input kV, pV, sV,
    input alarmV
    );
    k = kV; p=pV; s=sV;
    #10
    assert(alarm == alarmV) else
        $fatal (1, "bad alarm, expected:%b got:%b",
                alarmV, alarm);
endtask
```

SeatBelt Testing

```
initial
begin
    k = 'h0; p = 'h0; s = 'h0;
    $monitor ("k:%b p:%b s:%b a:%b",
       k, p, s, alarm);
    checkAlarm('h0,'h0,'h0,'h0);
    checkAlarm('h0,'h0,'h1, 'h0);
    checkAlarm('h0,'h1,'h0, 'h0);
    checkAlarm('h0,'h1,'h1, 'h0);
    checkAlarm('h1,'h0,'h0, 'h0);
    checkAlarm('h1,'h0,'h1, 'h0);
    checkAlarm('h1,'h1,'h0, 'h1);
    checkAlarm('h1,'h1,'h1,'h0);
    $display("@@@Passed");
end
```

Tasks in Testing

• tasks are very useful for quickly testing Verilog code

- Call a task to quickly change + check things
- A task can call another task

- There is a function in Verilog.
- We don't use it.

2 seats?



- What if I have a car with 2 seats?
- k: a car's key in the ignition slot (logic 1)


 - st_pas: the passenger is seated (logic 1)
 sb_pas: the passenger's seat belt is buckled (logic 1)

 - st_drv: the driver is seated (logic 1)
 sb_drv: the driver's seat belt is buckled (logic 1)

Goal: Set an output alarm to logic 1 if:

The key is in the car's ignition slot (k==1), and

Solution 2: Use Submodules



Submodule Example

```
'timescale 1 ns/1 ns
```

endmodule

assign alarm = al pas | al drv;

'timescale 1 ns/1 ns

input k, p, s,
output alarm

assign alarm = k & p & ~s;

module BeltAlarm(

);

endmodule

Submodule Example


```
'timescale 1 ns/1 ns
```

```
module TwoBeltAlarm(
      input k st pas, sb pas,
      input st drv, sb drv
      output alarm
   wire (al_pas,) al_drv; //intermediate wires
      //submodules, two different examples
   BeltAlarm ba drv(k, st_drv, sb_drv, al_drv); //no named arguments
    BeltAlarm ba pas (.k(k), .p(st pas),
             .s(sb_pas), .alarm(al_pas)); // with named arguments
      assign alarm = al pas | al drv;
endmodule
```

```
'timescale 1 ns/1 ns
     input k, p, s, K, st-dru, sbdru
output alarm
module BeltAlarm (
    assign(alarm) = k & p & ~s;
endmodule
```

Hierarchical Models

- Modules are basic building block in Verilog
- Group modules together to form more complex structure



@TODO: Testbench for 2 SeatBelt!

```
initial
begin
    $display("@@@Passed");
end
endmodule
```

`timescale 1ns/1ps

module tb();

@TODO: Testbench for 2 SeatBelt!

```
`timescale 1ns/1ps
                                                                   module TwoBeltAlarm(
                                                                        input k, st pas, sb pas,
module tb();
                                                                        input st drv, sb drv
                                                                        output alarm
                                                                  );
reg k, stPas, sbPas, stDrv, sbDrv;
                                                                        wire al pas, al drv;
wire alarm:
                                                                        BeltAlarm ba drv(k, st drv, sb drv, al drv);
TwoBeltAlarm dut0( .k(k), .st pas(stPas), .sb pas(sbPas),
                                                                        BeltAlarm ba pas(.k(k), .p(st pas),
         .st drv(stDrv), sb drv(sbDrv), .alarm(alarm));
                                                                             .s(sb pas), .alarm(al pas));
                                                                        assign alarm = al pas | al drv;
initial
                                                                   endmodule
begin
    k = 'h0; stPas='h0; sbPas='h0;
         stDrv='h0; sbDrv='h0;
    $monitor ("k:%b stPas:%b sbPas:%b stDrv:%b sbDrv:%b a:%b", k, stPas, sbPas, stDrv, sbDrv, alarm);
    #10
    assert(alarm == 'h0) else $fatal(1, "bad alarm");
    $display("@@@Passed");
end
endmodule
```


2-BeltAlarm Task

```
task checkAlarm(
    input kV, stPasV, sbPasV,
                                          endmodule
    input stDrvV, sbDrvV,
    input alarmV
    );
    k = kV; stPas=stPasV, sbPas=sbPasV;
    stDrv = stDrvV; sbDrv = sbDrvV;
    #10
    assert(alarm == alarmV) else
        $fatal (1, "bad alarm, expected:%b got:%b",
                      alarmV, alarm);
endtask
```

2-BeltAlarm Testing

```
initial
begin
    k = 'h0; stPas='h0; sbPas='h0;
              stDrv='h0; sbDrv='h0;
    $monitor ("k:%b stPas:%b sbPas:%b stDrv:%b sbDrv:%b a:%b", k, stPas,
sbPas, stDrv, sbDrv, alarm);
    #10
    checkAlarm('h0,'h0,'h0,'h0,'h0,'h0);
    //...
    checkAlarm('h1,'h1,'h1,'h1,'h1,'h1,'h0);
$display("@@@Passed");
end
```

For Loops in (Testbenches)



You can write for-loops in your testbenches

```
module for loop simulation ();
  logic [7:0] r Data; // Create 8 bit value
                                                しょっし
  initial begin
      for (int (i=0); ii<6; ii=ii+1) begin</pre>
        $display("Time %d: r_Data is %b", $time, r_Data);
      end
  end
endmodule
```

• Please <u>no for-loops in your synthesizable code (yet)!</u>

```
initial begin
    k = 0; st_pas = 'b0; sb_pas = 'b0;
    st_drv = 'b0; sb_drv = 'h0;
#10
    assert(alarm == 'h0) else $fatal(1, "bad alarm");
#10
    checkAlarm(0,'b0,'h0, 'h0, 'h0, 'h0);
    for (int i = 0; i < 32; ++i) begin
        $display("i:%d [%b]", i, i[4:0]);</pre>
```

\$display("@@@Passed");

end


end

```
initial begin
                                                     task checkAlarm(
                                                          input kV, stPasV, sbPasV,
   k = 0; st pas = 'b0; sb pas = 'b0;
                                                          input stDrvV, sbDrvV,
   st drv = 'b0; sb drv = 'h0;
                                                          input alarmV
   #10
                                                          );
   assert(alarm == 'h0) else $fatal(1, "bad alarm");
                                                          k = kV; stPas=stPasV, sbPas=sbPasV;
   #10
                                                          stDrv = stDrvV; sbDrv = sbDrvV;
    checkAlarm(0,'b0,'h0, 'h0, 'h0, 'h0);
                                                          #10
                                                          assert(alarm == alarmV) else
   for (int i = 0; i < 32; ++i) begin
                                                              $fatal (1, "bad alarm, expected:%b got:%b",
     $display ('i:%d\[%b]", i, i[4:0]);
                                                                     alarmV, alarm);
                                                     endtask
       if ((i == 18) | (i == 22) | (i == 30)) // driver
           checkAlarm(i[4], i[3], i[2], i[1], i[0], ('h1);
       else if ( (i == 24 ) | (i == 25) | (i==27)) /\sqrt{passenger}
           checkAlarm( i[4], i[3], i[2], i[1], i[0], 'h1)
       else if ( (i==26) ) //both \angle
           checkAlarm(i[4], i[3], i[2], i[1], i[0], 'h1);
       else
           checkAlarm(i[4], i[3], i[2], i[1], i[0], 'h0);
    end
```

end

\$display("@@@Passed");

Arrays in Verilog



• Bundle multiple wires together to form an array.

```
type [mostSignificantIndex:leastSignificantIndex] name;
```

• Examples

• logic [15:0] x; //declare 16-bit array

• x[2] // access wire 2 within x

• x[5:2] //access wires 5 through 2x[5,4,3,2]

• x[5:2]= {1,0,y,z}; //concatenate 4 signals

Arrays in Verilog

Can also be used in module definitions

```
module multimy
  input
                   a,
  input
  output [15:0]
  //stuff
```

```
highest! lowest
                                                                                                                                                                                                                                                                                                                                                                                                                    //8-bit signal
                                                                                                                                                                                                                                                                                                                                                                                    //8-bit signal
                                                                                                                                                                                                                                                                                                                                                                                         //16-bit signal
                                                                                                                                                                                                                                                                                                                                                                                                                                                          = 0x 12345678 Want
endmodule flip x = \frac{785634}{285634} = \frac{285634}{29565} = \frac{285634
```

Constants in Verilog

- A wire only needs 1 or 0
- Arrays need more bits, how to specify?

C:
$$y^2 = 0 \times 6$$
;

 $h = hex$
 $d = dec$
 $b = binary$

$$assigh y = h 6 | l hexidemal 6$$
 $assigh y = d 6; l decimal 6$
 $y = 00000110$
 $assigh y = b 00000110 / 6 inary 6$

Constants in Verilog

- A wire only needs 1 or 0
- Arrays need more bits, how to specify?

- 8'h0 = 0000 0000 //using hex notation
- 8'hff = 1111 1111
- 8'b1 = 0000 0001 // using binary notation
- $\bullet 8 ' b10 = 0000 0010$
- 8' d8 = 0000 1000 //using decimal notation

Constants in Verilog

```
module mtest;
                                                                                                                                                                                                                                         aa = {\langle 1'b0, 1'b1, 1'b0, 1'b0
                                           logic
                                                                                                                                                         [7:0]
                                                                                                                                                          [7:0]
                                                                                                                                                                                                                                          bb = 8'b01001000; //8'48
                                           logic
                                          wire
                                                                                                                                             [15:0]
                                                                                                                                                                                                                                CC ;
                                                                                                                                                                                                                                         yy = \{8\{1'b1\}\}; //concat + repeat
                                          logic
                                                                                                                                                         [7:0]
                                                                                                                                                                                                                                         zz = %'hff; //inferred
                                          logic
                                                                                                                                                  [7:0]
                                         multiply m0(.a(aa), .b(8'h1), .c(cc));
```

endmodule