ENGR 210 / CSCI B441 "Digital Design"

Tri-State Logic FPGAs

Andrew Lukefahr

Course Website

fangs-bootcamp.github.io

Write that down!

Announcements

• Elevator Controller: You should be done

• UART: Should be starting

Always specify defaults for always comb!

BLOCKING (=) FOR always_comb

NON-BLOCKING (<=) for always_ff

UART RX/TX LEDs on Basys3

A word of caution:

• The Basys3's RX + TX LEDs are backwards from what you expect.

• They are the USB adaptor chip's RX+TX, not the FPGAs.


Stack with RAMs

```
Input data
   push ( 4'b 0001)
read = 00 j l'nprit = 0001, RdWr = 0, mem En = 1
                                                               Word 0
head & head + ()
push (4'b 0010)

Mead = Address inputs
                                                               Word
                                                             2 \times 4
head = 01, input = 00W, RIWR =0, memEn =1
                                                            decoder
head Li head +1
                                                               Word 2
   push ( 4'b 0100)
                                                               Word 3
   push (4'b 1000)
                                                  Read/Write
                                                                                    Output data
```

push/pop with RAMs

```
push( 4'b 0001)
push( 4'b 0010) 🗸
push( 4'b 0100) \square
           pop() => 0 / 00
pop() -> 0010
push(4'b 1000) 1
push( 4'b 0011)
           pop()
           pop()
push( 4'b 0110)
           pop()
```




Busses

- Boolean Logic is bi-state:
 - 1: logical true
 - 0: logical false
 - X: The simulation tools don't know if it's 1 or 0
- So you can't do things like this:

Question: Then how does I2C work?

• 12C: Inter - Integrated Circuit Communication



Clearly multiple "drivers" for 1 wire?

Answer: A "Tri-State" Bus

- "Tri-State" signals:
 - 1: this is logical true
 - 0: this is logical false
 - X: The simulation tools don't know if it's 1 or 0
 - Z: this is "high impedance"
- Z: High Impedance
 - Stop driving a logical value
 - Pretend I'm not connected


Tri-State logic

```
wire enable;
wire enabled_output = 'h0;
wire tri;
assign tri = (enable ? enabled_output : 'hZ);
```

Tri-State Bus


Problems with Tri-State Logic


What if two signals "drive" at once?




Solution: Don't Do That!

Review: RAM






Look-Up Table (LUT)




- DON'T compute a Boolean equation
- DO pre-compute <u>all</u> solutions in a table
- DO look up the Boolean result in the table

• Examples:


$$s = a \wedge b;$$
 $c = a \wedge b.$







RAM to LUT


 Can I use a RAM to build a Half-Adder LUT?





Full-Adder LUT















N-input, M-output LUT








LUT size



• Why not a 1000-input, 100-output LUT?


• 3 inputs =>
$$2^3$$
 rows = 8 rows $\leftarrow 3$

- 4 inputs => 2^4 rows = 16 rows $\leftarrow 4_{(n_1 l_0)}$
- 5 inputs \Rightarrow 2⁵ rows \Rightarrow 32 rows
- •
- 64 inputs => 2^{64} rows = 1.85×10^{19} rows
- LUT input size does **not** scale well.




Divide and Conquer with LUTs

• 3-Bit Full Adder




Sequential Logic

- Problem: How do we handle sequential logic?
 - LUTs cannot contain state




Basic Logic Element (BLE)



Basic Logic Element (BLE)


 What if I only want to store a value?






6 input, 4 outent CLB


Improved BLE




2-Bit Ripple-Carry w/ BLE



Realistic BLE: Xilinx




CLBs: Configurable Logic Block




Connecting CLBs

- Q: How do CLBs talk to each other?
- A: Put wires everywhere!




Connecting CLBs

- Q: How do CLBs talk to each other?
- A: Put wires everywhere (ok, almost everywhere)!




How to connect CLBs to wires?

- "Connection box"
 - Device that allows inputs and outputs of CLB to connect to different wires




Connection Box Flexibility




*Dots represent possible connections

How to connect wires to each other?




Switch Box


Connects horizontal and vertical routing channels




Switch Box Connections



Programmable connections between inputs and outputs




Switch Box Connections



FPGA "Fabric"


• 2D array of CLBs + interconnects




Am I missing anything?

Block RAM

Special blocks of just RAM





Input/Output (IO)

