Encoders / Decoders


Andrew Lukefahr

Last Time

• Boolean Logic / Schematic / Truth Tables

- VerilogTestbenches

Review: Logic



Review: Submodules

- modules are basic building block in Verilog
- Group modules together to form more complex structure

Review: Submodules

```
module TwoBitAddr(
   input a0, a1, b0, b1, ci,
   output s0, s1, co
   //code me!
   wire R; 11 ca Rry
  Full Addr add (a(a0), b(b0), ci(ci), s(s0), co(ar)).
endmodule adl (,a(al), b(bl), ci(r),
                     . 5(51), . co (co));
```

```
module FullAddr (
    input a,b,ci,
    output s, co
   s = a ^ b ^ ci;
   co = a \& b | (a ^ b) \& ci;
endmodule
```

Review: Submodules

endmodule

```
module TwoBitAddr(
  input a0, a1, b0, b1, ci,
  output s0, s1, co
);

wire r; //caRry?

FullAddr fa0 (.a(a0), .b(b0), .ci(ci), .s(s0), .co(r) );
FullAddr fa1 (.a(a1), .b(b1), .ci(r), .s(s1), .co(co));
```

module FullAddr (

input a,b,ci,

output s, co

 $s = a ^ b ^ ci;$

endmodule

 $co = a \& b | (a ^ b) \& ci;$

module TwoBitAddr(input a0, a1, b0, b1, ci, Review: Submodules output s0, s1, co Two Bit Addr wire r; //caRry ? FullAddr fa0 (a0, b0, ci, s0, r); FullAddr fal (al, bl, r, sl, co); Pull Addr endmodule $a \oplus b \oplus ci$ 50 $s = a \oplus b \oplus ci$ $\mathsf{a} \oplus \mathsf{b}$ (a \oplus b) ci co = ab + (a \oplus b) ci Full Addr ab ci 🦽 $a \oplus b \oplus ci$ $s = a \oplus b \oplus ci$ $\mathsf{a} \oplus \mathsf{b}$ $(a \oplus b)$ ci $co = ab + (a \oplus b) c$ ab

Verilog Testbenches

• Synthesize-able vs. Simulate-able

- Synthesis: Real circuit on real hardware
 - Only "synthesizable" Verilog allowed
- Simulation: Test our design with software simulations
 - "Non-synthesizable" Verilog allowed (System Verilog)
 - Often simulation-only commands start with a dollar sign (\$)


TestBenches

 Another Verilog module to drive and monitor our "Synthesizable" module

TestBenches

Another Verilog module to drive and monitor our "Synthesizable"


module



- Simulation only!
- Starts at simulation time 0, executes exactly once, and then does nothing.
- Group multiple statements with begin and end.
 - begin/end are the '{ 'and '}' of Verilog.

```
initial 🥢
begin
   a = 1;
   b = 0;
end
```

Limes cale Ins/1ps & Delayed execution



• If a delay #<de/lay> is seen before a statement, the statement is executed <de/lay> time units after the previous statement.

```
initial
begin

"""

#10 a = 1; // executes at 10 time units

#25 b = 0;// executes at 35 time units

end
```

We can use this to test different inputs over time on our circuits

\$monitor

- \$monitor prints a new line every time it's output changes
- C printf-like format

Example Output:

Testing a Full Adder

`timescale (1ns) / (1ps)

/// initialize FullAddr

initial
begin

end

```
module FullAddr (
    input a,b,ci,
    output s, co
    );

s = a ^ b ^ ci;
    co = a & b | ( a ^ b) & ci;
endmodule
```

```
//$monitor optional
#1 //wait 1ns
\checkmark a = 1; b = 0; ci = 0;
  #0.001 // 1ps
   assert( s == 1) else $fatal(1, "s");
   assert ( co == 0) else $fatal(1, "co");
   #1 //wait 1ns
   a = 1; b = 1; ci = 0;
   #0.001 // lps
   assert( s = 0 else $fatal(1, "s");
   assert( co == 1^1) else $fatal(1, "co");
   $finish;
```

Testing a Full Adder

```
`timescale(1ns) (1ps)
                                         );
  /// initialize FullAddr

→ initial

                                      endmodule
  begin
       //$monitor optional
    9 #1 //wait(1ns-
       a = 1; b = 0; ci = 0;
       #0.001 // 1ps
       assert( s == 1) else $fatal(1, "s");
       assert( co == 0) else fatal(1, "co");
       #1 //wait 1ns
       a = 1; b = 1; ci = 0;
       #0.001 // 1ps
       assert( s == 0) else $fatal(1, "s");
       assert ( co == 1) else fatal(1, "co");
       $finish;
  end
```

Tasks in Verilog

A task in a Verilog simulation behaves similarly to a C function call.

```
task taskName;
    input localVariable1; input localVariable2;
     #1 //1 ns delay
     globalVariable1 = localVariable1;
    assert(globalVariable2 == localVariable2) What To the ck else $fatal(1, "failed!");
```

endtask

```
s = a ^ b ^ ci;
`timescale 1ns / 1ps
                                                 co = a \& b | (a ^ b) \& ci;
                                               endmodule
// declare a,b,ci, s, & co
FullAddr fa0 (.a(a), .b(b), .ci(ci), .s(s), .co(co));
task TestOne; //set module signals to T(est) values
    input aT, bT, ciT, sT, coT;
a = aT; b= bT; ci = ciT;
#1
    assert( s == sT ) else $fatal(1, "s failed");
    assert( co == coT) else $fatal(1, "co failed");
endtask
initial
   in a=1 b=0 c_1 = 1 c_2 = 0 TestOne(.aT(1), .bT(0), .ciT(1), .sT((0)), .coT((0)));
begin
    TestOne(.aT(1), .bT(1), .ciT(0), .sT(0), .coT(1));
    $finish; a>1 6=1 C#N=0 5=0 600 co =
end
```

module FullAddr (

input a,b,ci,

output s, co

```
input a0, a1, b0, b1, ci,
                                                    output s0, s1, co
/// module definition
// declare a0,a1,b0,b1,ci, s0,s1,& co
                                                    wire r;
                                                    FullAddr fa0 (a0,b0,ci,s0,r);
TwoBitAdder tba0 (a0, a1, b0, b1, ci, s0, s1, co);
                                                    FullAddr fal (al,bl,r,sl,co);
                                                endmodule
task TestTwo;
    input 9, T, 9, T, b, T, b, T, CinT, Cont, s, T, s, T;
    9,=a,T; 90=aoT; b,=b,T; bo=boT, Cin=CinT;
   #|
assert(Co==CoT) else $fatal(|, 'cont failed n');
assert(($_5==5,T) && (5,=5,T)) else $fatal(|, 'sum failed n');
task
endtask
    TestTwo(0,0,0,0,0,0,0); // a=00 + b=00 + ci=0 => s=00 co=0
    TestTwo(0,0,0,0,1,0,0,1); // a=00 + b=00 + ci=1 => s=01 co=0
    //more tests + $finish
end
```

module TwoBitAddr(

```
/// module definition
                                              );
// declare a0,a1,b0,b1,ci, s0,s1,& co
TwoBitAdder tba0 (a0,a1,b0,b1,ci,s0,s1,co);
                                          endmodule
task TestTwo;
    input alT, aOT, blT, bOT, ciT;
   input coT, s0T, s1T;
   #1
   a0 = a0T; a1 = a1T; b0 = b0T; b1=b1T, ci = ciT;
   #1
    assert( (s0 == s0T) && (s1 == s1T)) else fatal(1, s)
    assert( co == coT) else $fatal(1, "co failed");
endtask
initial begin
   TestTwo(0,0,0,0,0,0,0); // 00 + 00 + 0 = 000
    TestTwo(0,0,0,0,1,0,0,1); // 00 + 00 + 1 = 001
    //more tests + $finish
end
```


• tasks are very useful for quickly testing Verilog code

- Call a task to quickly change + check things
- A task can call another task


- There is a function in Verilog.
- We don't use it.

Topic Change: Encoders / Decoders

Encoding/Decoding




Encoding






Encoding





Encoders

Have: 4 input wires

• Want: Encoded data to 2 output wires









Encoders

• Have: 4 input wires

• Want: Encoded data to 2 output wires





Encoder in Verilog

```
module encoder (
    input a,b,c,d,
    output e1, e0
    assign e,= c / d;
   assign eo: b / d;
endmodule
```

$$e_{0} = C(\partial_{j})$$
 $e_{0} = b(\partial_{j})$

Encoder in Verilog

```
module encoder (
   input a,b,c,d,
   output e1, e0
  );

assign e0 = c | d;
assign e1 = b | d;
```

Encoder w/Valid

• How would you add a valid output signal?

module encoder valid (

input a,b,c,d,

output e1, e0,

assign valid = a 1 b / c /d;

output valid

```
output e1, e0
                                     );
                                             cld
                                     assign e0 = a + c
                                     assign e1 = b \mid a:
                                   endmodule
              ) O O O
en coder en O(a(a),b(b),c(c),d(d),e(e)),
```

module encoder (

input a,b,c,d,

Encoder w/Valid

 How would you add a valid output signal?

```
module encoder_valid (
    input a,b,c,d,
    output e1, e0,
    output valid
    );
```


```
module encoder (
   input a,b,c,d,
   output e1, e0
   );

assign e0 = a | c;
   assign e1 = b | a;
endmodule
```

```
encoder e0 (.a(a),.b(b),.c(c), .d(d), .e1(e1), .e0(e0) );
assign valid = a | b | c | d; // e0|e1|d
```


Decoding





Decoders

- Have: 2-bit encoded data
- Want: 4 wires Decode



$$Z = ne, A - e_0$$

$$= (xe, 1e_0)$$

$$V = ne, A e_0$$

$$X = e, A - e_0$$

$$W = e, A e_0$$

Decoders

• Have: 2-bit encoded data


• Want: 4 wires

Decoders

• Have: 2-bit encoded data

• Want: 4 wires

e, e,	WXYZ
0 0	0001
0	0010
()	0100
	000
Z= [, e, e, e,	x= e, eo w= e, eo



Decoder Verilog

```
module decoder (
    input e1, e0,
    output w,x,y,z
    assign w = \sim e1 \& \sim e0;
    assign x = \sim e1 \& e0;
    assign y = e1 \& \sim e0;
    assign z = e1 \& e0;
```


Encoders / Decoders

- Encoder:
 - Takes 2ⁿ single-bit signals, emits an *n-bit* encoded signal
- Decoder:
 - Takes an *n-bit* encoded signal, emits 2ⁿ single-bit signals

Bigger Encoders

- What would a 8-to-3 encoder look like?
- Write the Truth Table & Boolean Equation

8-3 Encoder



e = 00/02/04/06

Next Time

- Multiplexer
- Demultiplexer
- Adders
- ALUs