

ENGR 210 / CSCI B441  
“Digital Design”

# Memory II

Andrew Lukefahr

Course Website

[fangs-bootcamp.github.io](https://fangs-bootcamp.github.io)

Write that down!

# Announcements

- Elevator Controller: You should be done
- UART: Should be starting

Always specify  
defaults for  
**always\_comb!**

**BLOCKING (=) FOR**  
**`always_comb`**

**NON-BLOCKING (<=) for**  
**`always_ff`**

# UART RX/TX LEDs on Basys3

- A word of **caution**:
- The Basys3's **RX + TX LEDs are backwards** from what you expect.
- They are the USB adaptor chip's RX+TX, not the FPGAs.

# ROM vs RAM

- ROM – Read-Only Memory
  - Input: address
  - Output: fixed value
- RAM – Random-Access Memory
  - Read/Write version of a ROM

# ROM in Verilog


```
module ROM (  
    input [1:0] addr,  
    output [3:0] data  
)
```

```
    logic [3:0] array [0:3]; //2D Array
```

```
    assign array = { 4'b0011, 4'b0110, 4'b0101, 4'b1100 }
```

```
    assign data = array[addr]; ← select a row for output
```

```
endmodule
```





# Flip-Flop RAM in Verilog

```
module RAM (  
    input      clk,  
    input [1:0] addr,  
    input      set,  
    input [3:0] set_data,  
    output [3:0] read_data  
)  
    logic [3:0] array [0:3]; //2D Array  
    always_ff @(posedge clk) begin  
        if (set) array[addr] <= set_data;  
    end  
    assign read_data = array[addr];  
endmodule
```


# Stacks

- First-In-Last-Out data structure

- Defines two operations:

- `push(x)`: adds an element to the end of the stack
- `X = pop()`: returns most recently-added element from the stack


`push(1)`  
`push(2)`  
`pop()` → 2




# Stacks

- In C/C++:
  - Can grow to (near) arbitrary sizes
  - Implemented with linked lists
  - `malloc()` allows more memory for bigger stacks
- In Hardware:
  - Don't have `malloc()`
  - Can't get "more gates"
  - Fixed size!

# Stacks




- In C/C++:
  - Can grow to (near) arbitrary sizes
  - Implemented with linked lists
  - `malloc()` allows more memory for bigger stacks
- In Hardware:
  - Don't have `malloc()`
  - Can't get "more gates"
  - Fixed size!



# Fixed-Size Stacks

- Use an array as a fixed-size stack



head = NULL or

head = 2



push(A)  
push(B)  
push(C)  
pop()  
push(D)  
push(E)

# Python Example

```
PUSH [1, 0, 0, 0] 1
PUSH [1, 2, 0, 0] 2
PUSH [1, 2, 3, 0] 3
POP: 3
POP [1, 2, 3, 0] 2
POP: 2
POP [1, 2, 3, 0] 1
POP: 1
POP [1, 2, 3, 0] 0
```

```
RAM = [ 0, 0, 0, 0]
head = 0

def push(x):
    global RAM, head
    RAM[head]=x
    head += 1
def pop():
    global RAM, head
    head -= 1
    return RAM[head]

push(1)
print ("PUSH ", RAM, " ", head)
push(2)
print ("PUSH ", RAM, " ", head)
push(3)
print ("PUSH ", RAM, " ", head)

print ('POP: ', pop())
print ("POP ", RAM, " ", head)
print ('POP: ', pop())
print ("POP ", RAM, " ", head)
print ('POP: ', pop())
print ("POP ", RAM, " ", head)
```

```

RAM = [ 0, 0, 0, 0]
head = 0

def push(x):
    global RAM, head
    RAM[head]=x
    head += 1
def pop():
    global RAM, head
    head -= 1
    return RAM[head]

push(1); push(2); push(3)
pop(); pop()
push(4)

print (RAM, " ", head)

```

```


PUSH [1, 0, 0, 0] 1
PUSH [1, 2, 0, 0] 2
PUSH [1, 2, 3, 0] 3
POP: 3
POP [1, 2, 3, 0] 2
POP: 2
POP [1, 2, 3, 0] 1
PUSH [1, 4, 3, 0] 2

```

The stack values: [1, 4]

# Fixed-Size Stack in Hardware


- We can use a RAM block as a stack
- Just need to add head index






# Stack with RAMs

- Given: RAM array (shown)
- Make: 4-element 4-bit **Stack**
  - Recall: First-In-Last-Out
- Tip: Use a state machine!



# Stack with RAMs

- Two stack “functions”
  - push:
    - Adds element to stack
    - `push ( 4'b XXXX )`
  - pop:
    - Removes element from stack
    - `4'bXXXX = pop ( )`




# Stack with RAMs

push ( 4'b 0001)

push ( 4'b 0010)

push ( 4'b 0100)

push ( 4'b 1000)



# Stack with RAMs

push( 4'b 0001)

$head = 00$ ,  $input = 0001$ ,  $Rd\overline{Wr} = 0$ ,  $memEn = 1$

$head \leftarrow head + 1$

push( 4'b 0010)


$head =$

$head = 01$ ,  $input = 0010$ ,  $Rd\overline{Wr} = 0$ ,  $memEn = 1$

$head \leftarrow head + 1$

push( 4'b 0100)


push( 4'b 1000)



$head \rightarrow 100$


# push/pop with RAMs

```
push( 4'b 0001)
push( 4'b 0010)
push( 4'b 0100)
    pop()
    pop()
push( 4'b 1000)
push( 4'b 0011)
    pop()
    pop()
push( 4'b 0110)
    pop()
```



# push/pop with RAMs

push( 4'b 0001) ✓  
push( 4'b 0010) ✓  
push( 4'b 0100) ✓  
pop() ⇒ 0100  
pop() ⇒ 0010  
push( 4'b 1000) ✓  
push( 4'b 0011)  
pop()  
pop()  
push( 4'b 0110)  
pop()



# Stack Logic

- Inputs: push\_req, [3:0] push\_data
- Inputs To RAM: addr, set, [3:0] set\_data

```
module RAM (  
    input      clk,  
    input [1:0] addr,  
    input      set,  
    input [3:0] set_data,  
    output [3:0] read_data  
)
```

# Push State Machine

assign pop\_data =

always\_ff (@ posedge clk) begin  
    if (rst) ...  
    else begin

end  
end

```
module RAM (  
    input      clk,  
    input [1:0] addr,  
    input      set,  
    input [3:0] set_data,  
    output [3:0] read_data  
)
```




# Pop Logic

- Inputs: pop\_req
- Outputs: [3:0] pop\_data
- Inputs To RAM: addr, set
- From RAM: [3:0] read\_data

```
module RAM (  
    input      clk,  
    input [1:0] addr,  
    input      set,  
    input [3:0] set_data,  
    output [3:0] read_data  
)
```

# Stack State Machine



Error cases not shown.

# Challenge: Push+Pop Together

- This needs to be a “replace” in the RAM.

0	0	0	1
0	0	1	0

pop() + push(0100)

⇒

0	0	0	1
0	1	0	0

# Challenge: Push+Pop Error Logic

- What happens if the RAM is empty? Or Full?

0	0	0	1
0	0	1	0
0	1	0	0
1	0	0	0

push  $\rightarrow$  fail

pop  $\rightarrow$  succeed

push + pop  $\rightarrow$  Succeed


push  $\rightarrow$  succeed

pop  $\rightarrow$  fail

push + pop  $\rightarrow$

push-err = 0  
pop-err = 1

# Next Time

- FPGA Structures