ENGR 210 / CSCI B441 "Digital Design"

UART II

Andrew Lukefahr

Course Website

fangs-bootcamp.github.io

Write that down!

Announcements

Saturating Counter: You should be done

• Elevator Controller: Should be done


• UART: Should be starting

Always specify defaults for always comb!

BLOCKING (=) FOR always_comb


NON-BLOCKING (<=) for always_ff


Converts serval input to parallel ontput



UART== Seria == RS 232

• <u>U</u>niversal <u>A</u>synchronous <u>R</u>eceive-<u>T</u>ransmit







UART RX/TX

RX= Receive

TX= transmit



UART RX/TX on Basys3




UART RX/TX LEDs on Basys3


A word of caution:

• The Basys3's RX + TX LEDs are backwards from what you expect.

• They are the USB adaptor chip's RX+TX, not the FPGAs.

UART Frame







UART Frame Rates

• We're using 9600 baud


- Baud = bits per second
 - Includes start/stop bits






UART: TX

• How to transmit 8' b01101010?




- Draw the packet!
 - Hint: UART is transmitted LSB -> MSB




UART: TX


• How to transmit 8' b10010011?



- Draw the packet!
 - Hint: UART is transmitted LSB -> MSB



UART Frame RX








Figure 1. A typical UART data frame.

UART RX Frame Timing






Figure 2. UART receive frame synchronization and data sampling points.




5 call

UART RX

- What data is this?
 - Recall: LSB first




UART TX State Machine



• How to transmit 8' b01101010?

UART TX: Timing

CLH 100MHZ



- Basys3 CLK100Mag = 100MHz clock
- How do we create a 104uS delay?

$$f = 100 \text{ MHz} = 100 10^6 \text{ cycles/sec}$$

$$P = \frac{1}{f} = \frac{1}{100 10^6} = \frac{100^7}{100} = 100^8 \text{ sec} = 1010^9 \text{ Sec} = 100 \text{ NSec}$$

$$10^{-6} \cdot X = 104^{-3}$$
 $10^{-6} \cdot X = 104^{-3}$ $10^{-6} \cdot X = 104^{-3}$

Simple Countdown Timer


```
timer tim0 (
    .clk(clk),
    .load(load),
    .data(data),
    .trigger(trigger)
);
```

```
module timer (
       input clk,
                            11 load-request
       input load,
       input [31:0] data, // <- 32-bit timer
       output trigger
);
reg [31:0] count;
always ff @(posedge clk) begin
       if (load) count <= data;</pre>
       else if (count != 0)
                     count <= count - 32'h1;
end
assign trigger = (count == 0);
endmodule
```

Fun Extra: Parameterizable Modules

```
timer #(
   .TMR_BITS(16) //16-bit
) tim0 (
       .clk(clk),
       .load(load),
       .data(data),
       .trigger(trigger)
);
```

```
module timer #(
        parameter TMR BITS = 32
        input clk,
        input load,
        input [TMR BITS-1:0] data, // <- 32-bit timer
        output trigger
);
reg [TMR BITS-1:0] count;
always ff @(posedge clk) begin
        if (load) count <= data;
        else if (count != 0)
                        count <= count - 'h1;</pre>
end
assign trigger = (count == 0);
endmodule
```



udant, O (1 O O Stab

UART RX: State Machine





Figure 2. UART receive frame synchronization and data sampling points.



UART RX: Shift Registers

• Rather than explicitly assign destination indexes, can also use a shift register

```
always ff @ (posedge clk) begin
     //other code here!
     if (rst)
               shift reg <= 8'h0;
     else if (shift in)
               shift reg <= {in, shift reg[7:1]};</pre>
     else //optional
               shift reg <= shift reg;</pre>
end
```

UART TX: Shift Registers

• Rather than explicitly assign destination indexes, can also use a shift register

```
always ff @ (posedge clk) begin
     //other code here!
     if (load)
                  shift reg <= load value;</pre>
     else if (shift out)
                  shift reg \leq {1'h0, shift reg[7:1]};
     else //optional
                  shift reg <= shift reg;</pre>
end
assign out = shift reg[0];
```

P5: UART

- You get to build a UART interface
- P5: just echo RX back over TX

- Connect your FPGA to your PC
- Allows you to "talk" to your FPGA with keyboard
- P6: we add python UART interface

Next Time

Memory