

# UART II

Andrew Lukefahr

Always specify  
defaults for  
always\_comb!



**BLOCKING (=) FOR**

**always\_comb**

**NON-BLOCKING (<=) for**



**always\_ff**

# State Machine to Logic




Converts serial input to parallel output

# Shift Register




UART == Serial == RS232



- Universal Asynchronous Receive-Transmit

- We're going to study RS-232
  - A particular version of UART




multi-bit  
communication


# UART RX/TX

RX = Receive

TX = transmit



# UART RX/TX on Basys3



# UART RX/TX LEDs on Basys3

- A word of **caution**:
- The Basys3's **RX + TX LEDs are backwards** from what you expect.
- They are the USB adaptor chip's RX+TX, not the FPGAs.

# UART Frame






Figure 1. A typical UART data frame.

# UART Frame Rates

- We're using 9600 baud
- Baud = bits per second
  - Includes start/stop bits

$$\begin{aligned}\text{Frequency} &= 9600 \text{ bits/second} \\ &= 9600 \text{ Hz}\end{aligned}$$



$$\text{Period} = \frac{1}{9600} \approx 104 \mu\text{sec / bit}$$



# UART: TX

- How to transmit 8'b01101010?


- Draw the packet!
  - Hint: UART is transmitted LSB -> MSB



# UART: TX


- How to transmit 8'b10010011?

MSB  
↓  
↑ ↑ T ↑  
D7 D6 D1 D0  
LSB



- Draw the packet!

- Hint: UART is transmitted LSB -> MSB



# UART: TX








Figure 1. A typical UART data frame.

- How to transmit 8'b01101010?
- Draw the packet!
  - Hint: UART is transmitted LSB -> MSB



# UART Frame RX



*Figure 1. A typical UART data frame.*

# UART RX Frame Timing




Figure 2. UART receive frame synchronization and data sampling points.

104 $\mu$ s | 57 $\mu$ s  
150 $\mu$ s

# UART RX Frame Timing





Figure 2. *UART receive frame synchronization and data sampling points.*

$$\frac{1}{2}(10^4) + 104\mu s$$

# UART RX


- What **data** is this?
  - Recall: LSB first



# UART RX

Scale  $\frac{1}{104\mu s}$


- What data is this?
  - Recall: LSB first



$$8'b \ 0011\ 0110 = 8'h = 36$$


# UART TX State Machine

- How to transmit 8'b01101010?




# UART: Transmit

- How to transmit 8'b01101010?



## UART TX: Timing

CLK100MHz



- Basys3 CLK100MHz = 100MHz clock
- How do we create a 104uS delay?

$$f_c \approx 100 \text{ MHz} = 100 \cdot 10^6 \text{ cycles/sec}$$

$$P = \frac{1}{f} = \frac{1}{100 \cdot 10^6} = \frac{1 \cdot 10^{-6}}{100} = 1 \cdot 10^{-8} \text{ sec} \approx 10 \cdot 10^{-9} \text{ sec} = 10 \text{nsec}$$

$$10 \text{nsec} \cdot X = 104 \mu\text{sec} \Rightarrow 10 \text{nsec} \cdot X = 104000 \text{nsec}$$

$$10 \cdot 10^{-9} \cdot X = 104 \cdot 10^{-3}$$

$$X = \frac{104000}{10} = 10400 \text{ cycles}$$

$$\text{Basys3} \rightarrow f = 100 \text{ MHz} \quad P = \frac{1}{100 \cdot 10^6} = \frac{1}{100} \cdot 10^{-6}$$

=  $1 \cdot 10^{-8}$

$= 10 \text{ nsecs}$

$$104,16 \mu\text{sec} = \frac{104,16 \cdot 10^{-6} \text{ sec}}{10 \text{ nsec}} = 10 \cdot 10^{-9} \text{ sec}$$

$$10 \text{ nsec} = 10 \cdot 10^{-9} \text{ sec}$$

$$10 \text{ nsec} = \frac{104,160 \cdot 10^{-9} \text{ sec}}{10 \cdot 10^{-9} \text{ sec}}$$

$$= 10416 \text{ cycles}$$

# Simple Countdown Timer

```
timer tim0 (
    .clk(clk),
    .load(load),
    .data(data),
    .trigger(trigger)
);
```

```
module timer (
    input clk,
    input load,           // load-request
    input [31:0] data,    // <- 32-bit timer
    output trigger
);

reg [31:0] count;

always_ff @ (posedge clk) begin
    if (load)      count <= data;
    else if (count != 0)
        count <= count - 32'h1;
end

assign trigger = (count == 0);


endmodule
```

# Fun Extra: Parameterizable Modules

```
timer #(  
    .TMR_BITS(16) //16-bit  
) tim0 (  
    .clk(clk),  
    .load(load),  
    .data(data),  
    .trigger(trigger)  
) ;
```

```
module timer #(  
    parameter TMR_BITS = 32  
) (  
    input clk,  
    input load,  
    input [TMR_BITS-1:0] data,      // <- 32-bit timer  
    output trigger  
) ;  
  
reg [TMR_BITS-1:0] count;  
  
always_ff @ (posedge clk) begin  
    if (load)      count <= data;  
    else if (count != 0)  
        count <= count - 'h1;  
end  
  
assign trigger = (count == 0);  
  
endmodule
```

# UART RX: State Machine



# UART RX: State Machine







Figure 2. UART receive frame synchronization and data sampling points.

$$1/2(10^4) + 104\text{us}$$

# UART Receive



- Draw the RX state machine!



# UART RX: Shift Registers

- Rather than explicitly assign destination indexes, can also use a shift register

```
always_ff @(posedge clk) begin
    //other code here!
    if (rst)
        shift_reg <= 8'h0;
    else if (shift_in)
        shift_reg <= {in, shift_reg[7:1]};
    else //optional
        shift_reg <= shift_reg;
end
```

# UART TX: Shift Registers

- Rather than explicitly assign destination indexes, can also use a shift register

```
always_ff @ (posedge clk) begin
    //other code here!
    if (load)
        shift_reg <= load_value;
    else if (shift_out)
        shift_reg <= {1'h0, shift_reg[7:1]};
    else //optional
        shift_reg <= shift_reg;
end

assign out = shift_reg[0];
```

## P5: UART

- You get to build a UART interface
- P5: just echo RX back over TX
- Connect your FPGA to your PC
- Allows you to “talk” to your FPGA with keyboard
- P6: we add python UART interface

# Next Time

- Memory