

ENGR 210 / CSCI B441
“Digital Design”

UART II

Andrew Lukefahr

Course Website

fangs-bootcamp.github.io

Write that down!

Announcements

- Saturating Counter: You should be done
- Elevator Controller: Should be done
- UART: Should be starting



Always specify
defaults for
always_comb!

BLOCKING (=) FOR
`always_comb`


NON-BLOCKING (<=) for
`always_ff`

Converts serial input to parallel output

Shift Register



UART == Serial == RS232



- Universal Aynchronous Recieve-Transmit

- We're going to study RS-232

- A particular version of UART




for multi-bit communication


UART RX/TX

RX = Receive

TX = transmit




UART RX/TX on Basys3



UART RX/TX LEDs on Basys3

- A word of **caution**:
- The Basys3's **RX + TX LEDs are backwards** from what you expect.
- They are the USB adaptor chip's RX+TX, not the FPGAs.

UART Frame



time →





Figure 1. A typical UART data frame.

UART Frame Rates

- We're using 9600 baud
- Baud = bits per second
 - Includes start/stop bits



$$\text{frequency} = 9600 \text{ bits/second} \\ = 9600 \text{ Hz}$$

$$\text{Period} = \frac{1}{9600} \approx 104 \mu\text{sec} / \text{bit}$$



UART: TX


- How to transmit 8' b01101010?
- Draw the **packet**!
 - Hint: UART is transmitted LSB -> MSB



UART: TX


- How to transmit 8' b10010011?

MSB ↓ LSB ↓
↑ ↑ ↑ ↑
D7 D6 D5 D4



- Draw the **packet**!

- Hint: UART is transmitted LSB -> MSB



UART Frame RX





Figure 1. A typical UART data frame.



UART RX Frame Timing




Figure 2. UART receive frame synchronization and data sampling points.


Handwritten annotations below the diagram:

- Red vertical lines and arrows indicating durations: $104\mu s$ (from the start of the START BIT to the start of the D0 BIT) and $52\mu s$ (from the start of the D0 BIT to the end of the D0 BIT).
- A blue double-headed arrow indicating a total duration of $156\mu s$ (from the start of the START BIT to the end of the D0 BIT).

UART RX

Scale $104\mu s$


- What **data** is this?
 - Recall: **LSB first**



$$8'b\ 0011\ 0110 = 8'h = 36$$


UART TX State Machine

- How to transmit 8' b01101010?



UART TX: Timing

CLK 100 MHz



- Basys3 CLK100MHz = 100MHz clock
- How do we create a 104uS delay?

$$f = 100 \text{ MHz} = 100 \cdot 10^6 \text{ cycles/sec}$$

$$P = \frac{1}{f} = \frac{1}{100 \cdot 10^6} = \frac{1 \cdot 10^{-6}}{100} = 10^{-8} \text{ sec} = 10 \cdot 10^{-9} \text{ sec} = 10 \text{ nSec}$$

$$10 \text{ nSec} \cdot X = 104 \mu\text{Sec} \Rightarrow 10 \text{ nSec} \cdot X = 104000 \text{ nSec}$$

$$10 \cdot 10^{-6} \cdot X = 104 \cdot 10^{-3}$$

$$X = \frac{104000}{10} = 10400 \text{ cycles}$$

Simple Countdown Timer

```
timer tim0 (  
    .clk(clk),  
    .load(load),  
    .data(data),  
    .trigger(trigger)  
);
```

```
module timer (  
    input clk,  
    input load,           // load-request  
    input [31:0] data,    // <- 32-bit timer  
    output trigger  
);  
  
reg [31:0] count;  
  
always_ff @(posedge clk) begin  
    if (load)      count <= data;  
    else if (count != 0)  
        count <= count - 32'h1;  
end  
  
assign trigger = (count == 0);  
  
endmodule
```

Fun Extra: Parameterizable Modules

```
timer #(
    .TMR_BITS(16) //16-bit
) tim0 (
    .clk(clk),
    .load(load),
    .data(data),
    .trigger(trigger)
);
```

```
module timer #(
    parameter TMR_BITS = 32
) (
    input clk,
    input load,
    input [TMR_BITS-1:0] data,    // <- 32-bit timer
    output trigger
);

reg [TMR_BITS-1:0] count;


always_ff @(posedge clk) begin
    if (load)        count <= data;
    else if (count != 0)
        count <= count - 'h1;
end

assign trigger = (count == 0);

endmodule
```

UART RX: State Machine

in =



in == 1






Figure 2. UART receive frame synchronization and data sampling points.



$\frac{1}{2}(104) + 104 \mu s$



UART RX: State Machine





Figure 2. UART receive frame synchronization and data sampling points.

$$\frac{1}{2}(104) + 104 \mu s$$

UART RX: Shift Registers

- Rather than explicitly assign destination indexes, can also use a shift register

```
always_ff @(posedge clk) begin
    //other code here!
    if (rst)
        shift_reg <= 8'h0;
    else if (shift_in)
        shift_reg <= {in, shift_reg[7:1]};
    else //optional
        shift_reg <= shift_reg;
end
```


UART TX: Shift Registers

- Rather than explicitly assign destination indexes, can also use a shift register

```
always_ff @(posedge clk) begin
    //other code here!
    if (load)
        shift_reg <= load_value;
    else if (shift_out)
        shift_reg <= {1'h0, shift_reg[7:1]};
    else //optional
        shift_reg <= shift_reg;
end

assign out = shift_reg[0];
```

P5: UART

- You get to build a UART interface
- P5: just echo RX back over TX
- Connect your FPGA to your PC
- Allows you to “talk” to your FPGA with keyboard
- P6: we add python UART interface

Next Time

- Memory