Truth Tables

Andrew Lukefahr

Project 0: Logic Gates

Implement AND,OR, and NOT on a Basys3 FPGA


• This is a "completion" lab, no new code

Expect you to complete this <u>by next week</u>

• For questions, email Chris Sozio

Last Time

Logic Gates





Truth Table

• "A **truth table** is a <u>mathematical table</u> used in <u>logic</u> which sets out the functional values of logical <u>expressions</u> on each of their functional arguments, that is, for each <u>combination of values taken by their logical variables</u>" [wiki]


A mapping of <u>all possible input values</u> to output values

Logic Gate Truth Table







Truth Table Practice



Α	В	С	Cout	S
0	0	0		
0	0	1		
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
1	1	1		







- 1. Find each '1' output
- 2. Write the equation for that output
- 3. 'OR' the above equations together

$$\frac{A \cdot B \cdot C}{A \cdot B \cdot C} +$$

$$\frac{A \cdot B \cdot C}{A \cdot C} +$$

В	С	Z
0	0	1
0	1	0
1	0	1
1	1	0
0	0	0
0	1	1
1	0	0
1	1	0
	0 0 1 1 0 0	0 0 0 1 1 0 1 1 0 0 1 1 1 0


- 1. Find each '1' output
- 2. Write the equation for that output
- 3. 'OR' the above equations together

Α	В	С	Z
0	_0	0	1
0	0	1	0
0	_1_	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0

- 1. Find each '1' output
- 2. Write the equation for that output's row
- 3. 'OR' the above equations together


A	В	С	Z
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
_ 1	0	11	1
1	1	0	0
1	1	1	0

Α	В	С	Z
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
_1	0	11	1
1	1	0	0
1	1	1	0




Inp	Inputs		Outr	outs	
a	b	d0	d1	d2	d3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

Inp	uts	Outputs			
a	b	d0	d1	d2	d3
0	0	1	0	0	0
0	1	0 /	(T)	0	0
1	0	0	0	٣(0
1	1	0	0	0	1



Inputs			Outputs			
a	b	е	d0	d1	d2	d3
0	0	0	0	0	0	0
0	0	1	1	0	0	0
0	1	0	0	0	0	0
0	1	1	0	1	0	0
1	0	0	0	0	0	0
1	0	1	0	0	1	0
1	1	0	0	0	0	0
1	1	1	0	0	0	1

Inputs			Outputs			
a	b	Φ (d0	d1	d2	d3
0	0	0	0	0	0	0
0	0		[-]	0	0	0
0	1	0	0	0	0	0
0	1	1	0	1	0	0
1	0	0	0	0	0	0
1	0	1	0	0	1	0
1	1	0	0	0	0	0
1	1	1	0	0	0	1





Α	В	S	Z
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

Verilos > programmins language for describins digital logic circuits. Dython Virla happen Verilog happen 'System Verilog' = "Verilog" parallel Segvere x=aDB X = X + 28 = 49C (1) x= A&B x=new, y=old (2)


Example: Seat Belt Alarm

- Inputs:
 - k: a car's key in the ignition slot (logic 1)
 - p: a passenger is seated (logic 1)
 - s: the passenger's seat belt is buckled (logic 1)
- Goal: Set an output alarm to logic 1 if:
 - The key is in the car's ignition slot (k==1), and
 - A passenger is seated (p==1), and
 - The seat belt is not bucked (s==0)



Example: Seat Belt Alarm 3 inputs = 2° rows

- Inputs:
 - k: a car's key in the ignition slot (logic 1)
- p: a passenger is seated (logic 1)
 - s: the passenger's seat belt is buckled (logic 1)
- Goal: Set an output alarm to logic 1 if:
 - The key is in the car's ignition slot (k==1), and
 - A passenger is seated (p=1), and
 - The seat belt is not bucked (s==0)



 $\alpha | \alpha r m = (k \cdot p) \cdot (s)$


alarm

Example: Seat Belt Alarm

- Goal: Set an output alarm to logic 1 if:
 - The key is in the car's ignition slot (k==1), and
 - A passenger is seated (p==1), and
 - The seat belt is not bucked (s==0)

Example: Seat Belt Alarm

- Goal: Set an output alarm to logic 1 if:
 - The key is in the car's ignition slot (k==1), and
 - A passenger is seated (p==1), and
 - The seat belt is not bucked (s==0)




Hardware Description Languages

- Different ways represent same same digital circuit:
 - Circuit Schematic —
 - Boolean function ← alam = ←·s. p
 - Truth Table
- All 3 fail with "big" digital circuits
- 4th Option: Hardware description language (HDL) <
- HDL: a programming language, specialized to model digital circuits
- Two main HDLs today:
 Verilog (this course)
 VHDL
 - Versatele HDL / (Very High Speed HDL

Structural and behavioral modeling

Verilog supports modeling at four levels of abstraction:




In some books, algorithmic modeling is considered to be the only behavioral modeling.

In addition to this, Verilog support <u>hierarchical models</u>, in which the models at a higher level use the instantiations of the lower level models.

We will use algorithmic, dataflow and gate level modeling.

Boolean Logic in Verilog




We can use Boolean logic models in Verilog:

assign alarm =
$$(k \& p) \& \sim s;$$

- Evaluated when any of the right-hand-side operands changes
- Assigns a new value to the left-hand-side operand

Boolean Logic in Verilog



We can use Boolean logic models in Verilog:

assign alarm =
$$(k \& p) \& \sim s;$$

- Evaluated when any of the right-hand-side operands changes
- Assigns a new value to the left-hand-side operand

alarm= k.p. 5 11911

Seconds Verilog Example alarm 'timescale 1 ns/1 ns // Example: Belt alarm // Model: Boolean level module BeltAlarm(input k, p, s,
output alarm // definition of input ports
// definition of output ports); assign alarm = k & p & ~s; //Boolean equation endmodule

Verilog Gate-level modeling

- Verilog can <u>also</u> use logic-gate level models
- Verilog supports predefined logic gates:
 - and, or, xor, nand, nor, xnor ~
 - buf, not, bufif, notif
- Example: and and_1(n1, k, p);
- Instantiated like submodules, but they do not need a module definition.
 - Cover submodules soon...

HOUS in general

Verilog Gate-Level Example

// definition of wires

endmodule

wire n1, n2;

Aside: Synthesis

- In Synthesis, Vivado auto-magically:
 - Translates Boolean models into gate-level models
 - Simplifies and minimizes the gate-level models

All you have to do is ... wait ...

2 seats?




- What if I have a car with 2 seats?
 - k: a car's key in the ignition slot (logic 1)
 - st pas: the passenger is seated (logic 1)
 - sb_pas: the passenger's seat belt is buckled (logic 1)
 - st drv: the driver is seated (logic 1)
 - sb_drv : the driver's seat belt is buckled (logic 1)


Goal: Set an output alarm to logic 1 if:

The key is in the car's ignition slot (k==1), and

2 seats: Solution 1



Solution 2: Use Submodules



Submodule Example

output alarm

);

```
'timescale 1 ns/1 ns
module TwoBeltAlarm(
       input k, st pas, sb pas,
       input st drv, sb drv
```

```
'timescale 1 ns/1 ns
                                     module BeltAlarm(
                                           input k, p, s,
                                           output alarm
                                     );
                                         assign alarm = k & p & ~s;
                                     endmodule
wire al pas, al drv; //intermediate wires
//submodules, two different examples
BeltAlarm ba_drv(k, st_drv, sb_drv, al_drv); //no named arguments
BeltAlarm ba_pas(.k(k), .p(st_pas),
       .s(sb_pas), .alarm(al_pas)); // with named arguments
```

```
assign alarm = al pas | al drv;
endmodule
```

Hierarchical Models

- Modules are basic building block in Verilog
- Group modules together to form more complex structure

Testing

Unit Testing

• **UNIT TESTING** is a level of software testing where individual components of a software are tested. The purpose is to validate that each unit of the software performs as designed.

We're going to test (almost) every module!

TestBench

Another Verilog module to drive and monitor our Verilog module

Goal is to simulate real-world usage to evaluate correctness

Simulation vs Synthesis

- Synthesis: Real gates on real hardware
 - Only "synthesizable" Verilog allowed
- Simulation: Test our design with software
 - "Non-synthesizable" Verilog allowed
 - \$initial
 - \$display


TestBenches

 Another Verilog module to drive and monitor our "Synthesizable" module

TestBenches

Another Verilog module to drive and monitor our "Synthesizable"

module



"initial" statement

- Simulation only!
- An initial block starts at simulation time 0, <u>executes exactly once</u>, and then does nothing.
- Group multiple statements with begin and end.
 - begin/end are the '{'and'}' of Verilog.

```
initial
begin
    a = 1;
    b = 0;
end
```


Delayed execution

• If a delay #<delay> is seen before a statement, the statement is executed <delay> time units after the current simulation time.

```
initial
begin
    #10 a = 1; // executes at 10 time units
    #25 b = 0;// executes at 35 time units
end
```

We can use this to test different inputs of our circuits

Times cale Ins/1ps & Delayed execution



• If a delay #<de/lay> is seen before a statement, the statement is executed <de/lay> time units after the previous statement.

```
initial
begin

"""
#10 a = 1; // executes at 10 time units

#25 b = 0;// executes at 35 time units

end
```

We can use this to test different inputs over time on our circuits

\$monitor

- \$monitor prints a new line every time it's output changes
- C-like format
- \$monitor(\$time,

 "K= %b, P= %b, S= %b, A= %b\n",

 K,P,S,A);

Example Output:

\$monitor

- \$monitor prints a new line every time it's output changes
- C printf-like format
- \$monitor(\$time,

 "K= %b, P= %b, S= %b, A= %b\n",

 K,P,S,A);

Example Output:

Tasks in Verilog

A task in a Verilog simulation behaves similarly to a C function call.

```
task taskName
    input localVariable1;
    input localVariable2;
    #1 //1 \text{ ns delay}
    globalVariable1 = localVariable1;
    #1 // 1ns delay
    assert (globalVariable2 == localVariable2)
        else $fatal(1, "failed!");
endtask
```

There is a function in Verilog. We don't use it.

Seatbelt Testbench

```
module BeltAlarm(
    input k, p, s,
    output alarm
);


wire n1, n2;

and and_n1(n1, k, p);
    not not_n2(n2, s);
    and and_al(alarm, n1, n2);

endmodule
```




Testbench for 2 SeatBelt!



Next Time

Continue with Verilog



Pythers

Testing a Full Adder

`timescale (1ns) / (1ps)

/// initialize FullAddr
initial

initial begin

```
module FullAddr (
    input a,b,ci,
    output s, co
    );

s = a ^ b ^ ci;
    co = a & b | (a ^ b) & ci;
endmodule
```

```
//$monitor optional
  #1 //wait 1ns
 \checkmark a = 1; b = 0; ci = 0;
    #0.001 // 1ps
     assert( s == 1) else $fatal(1, "s");
     assert ( co == 0) else fatal(1, "co");
    #1 //wait 1ns
     a = 1; b = 1; ci = 0;
     #0.001 // lps
     assert( s = 0 else $fatal(1, "s");
     assert( co == 1^1) else $fatal(1, "co");
     $finish;
end
```

Testing a Full Adder

```
input a,b,ci,
                                           output s, co
  `timescale(1ns) (1ps)
                                           );
                                          s = a ^ b ^ ci;
  /// initialize FullAddr
                                          co = a \& b | (a ^ b) \& ci;

→ initial

                                       endmodule
  begin
       //$monitor optional
    9 #1 //wait(1ns-
       a = 1; b = 0; ci = 0;
       #0.001 // 1ps
       assert( s == 1) else $fatal(1, "s");
       assert( co == 0) else fatal(1, "co");
       #1 //wait 1ns
       a = 1; b = 1; ci = 0;
       #0.001 // 1ps
       assert( s == 0) else $fatal(1, "s");
       assert ( co == 1) else fatal(1, "co");
       $finish;
  end
```

module FullAddr (

```
s = a ^ b ^ ci;
`timescale 1ns / 1ps
                                                 co = a \& b | (a ^ b) \& ci;
                                              endmodule
// declare a,b,ci, s, & co
FullAddr fa0 (.a(a), .b(b), .ci(ci), .s(s), .co(co));
task TestOne; //set module signals to T(est) values
    input aT, bT, ciT, sT, coT;
a = aT; b= bT; ci = ciT;
#1
    assert( s == sT ) else $fatal(1, "s failed");
    assert( co == coT) else $fatal(1, "co failed");
endtask
initial
   in a=1 b=0 c:=1 b=1 c:=0 TestOne(.aT(1), .bT(0), .ciT(1), .sT(a), .coT(a));
begin
    TestOne(.aT(1), .bT(1), .ciT(0), .sT(0), .coT(1));
    $finish; a>1 6=1 C#N=0 5=0 600 co =
end
```

module FullAddr (

input a,b,ci,

output s, co

```
input a0, a1, b0, b1, ci,
                                                    output s0, s1, co
/// module definition
// declare a0, a1, b0, b1, ci, s0, s1, & co
                                                    wire r;
                                                    FullAddr fa0 (a0,b0,ci,s0,r);
TwoBitAdder tba0 (a0, a1, b0, b1, ci, s0, s1, co);
                                                    FullAddr fal (al,bl,r,sl,co);
                                                 endmodule
task TestTwo;
    input 9, T, 9, T, b, T, b, T, CinT, Cont, s, T, s, T;
    9,=a,T; 90=aoT; b,=b,T; bo=boT, Cin=CinT;
   #|
assert(Co==CoT) else $fatal(|, 'cont failed n');
assert(($_5==5,T) && (5,=5,T)) else $fatal(|, 'sum failed n');
task
endtask
    TestTwo(0,0,0,0,0,0,0); // a=00 + b=00 + ci=0 => s=00 co=0
    TestTwo(0,0,0,0,1,0,0,1); // a=00 + b=00 + ci=1 => s=01 co=0
    //more tests + $finish
end
```

module TwoBitAddr(

```
/// module definition
                                             );
// declare a0,a1,b0,b1,ci, s0,s1,& co
TwoBitAdder tba0 (a0,a1,b0,b1,ci,s0,s1,co);
                                          endmodule
task TestTwo;
    input alT, aOT, blT, bOT, ciT;
   input coT, s0T, s1T;
   #1
   a0 = a0T; a1 = a1T; b0 = b0T; b1=b1T, ci = ciT;
   #1
    assert( (s0 == s0T) && (s1 == s1T)) else fatal(1, s)
    assert( co == coT) else $fatal(1, "co failed");
endtask
initial begin
   TestTwo(0,0,0,0,0,0); //00 + 00 + 0 = 000
    TestTwo(0,0,0,0,1,0,0,1); // 00 + 00 + 1 = 001
    //more tests + $finish
end
```

```
module TwoBitAddr(
   input a0, a1, b0, b1, ci,
   output s0, s1, co
   wire r;
   FullAddr fa0 (a0,b0,ci,s0,r);
   FullAddr fal (al,bl,r,sl,co);
```

• tasks are very useful for quickly testing Verilog code

- Call a task to quickly change + check things
- A task can call another task