

FPGAs Architecture

Andrew Lukefahr



Portions borrowed from:

http://www.gstitt.ece.ufl.edu/courses/fall15/eel4720_5721/index.html


Topics

- FPGA internals
- ~~Synthesis Process~~

Review: RAM



Look-Up Table (LUT)




- DON'T compute a Boolean equation
- DO pre-compute all solutions in a table
- DO look up the Boolean result in the table

- Examples:

$$s = a \wedge b;$$

$$c = a \& b;$$




<u>a</u>	<u>b</u>	<u>Sum</u>	<u>Carry</u>
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

RAM to LUT


- Can I use a RAM to build a Half-Adder LUT?

$$S = a \wedge b;$$

$$C = a \& b;$$




Full-Adder LUT



Input			Output	
A	B	Cin	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


sum LUT




option 1




opt. 2



N-input, M-output LUT





2-bit RAM



LUT size

- Why not a 1000-input,100-output LUT?



- 3 inputs => 2^3 rows = 8 rows ← 3_{in}, 1_{out}
- 4 inputs => 2^4 rows = 16 rows ← 4_{in}, 1_{out}
- 5 inputs => 2^5 rows = 32 rows
- ...
- 64 inputs => 2^{64} rows = 1.85×10^{19} rows
- LUT input size does **not** scale well.

$$8 \cdot 2 = 16$$

$$16 \cdot 2 = 32$$


$$32 \cdot 2 = 64$$

...

Divide and Conquer with LUTs

- 3-Bit Full Adder

A_0 —————
 A_1 —————
 A_2 —————
 B_0 —————
 B_1 —————
 B_2 —————
 C_{in} —————




a n *


Sequential Logic

- Problem: How do we handle sequential logic?
 - LUTs cannot contain state

- Solution: Add a Flip-Flop



Configurable Logic Block (CLB)



Configurable Logic Block (CLB)

- What if I only want to store a value?

A	B	C	Z
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1






Fig.4 Example of Configurable Logic Cell.

6 input , 4 output CLB


Improved CLB



2-Bit Ripple-Carry w/ CLB




Realistic CLB: Xilinx




Connecting CLBs

- Q: How do CLBs talk to each other?
- A: Put wires everywhere!




Connecting CLBs

- Q: How do CLBs talk to each other?
- A: Put wires everywhere (ok, almost everywhere)!




How to connect CLBs to wires?

- “Connection box”
 - Device that allows inputs and outputs of CLB to connect to different wires




Connection Box Flexibility

Flexibility = 2




Flexibility = 3




Dots represent **possible connections*

How to connect wires to each other?




Switch Box


- Connects horizontal and vertical routing channels




Switch Box Connections





- Programmable connections between inputs and outputs



**Not all possible connections shown*




Switch Box Connections



FPGA “Fabric”


- 2D array of CLBs + interconnects



- Am I missing anything?

Block RAM


- Special blocks of just RAM
- Big CLBs without LUTs




DSPs → Digital

Signal processor → dedicated math units

multiply ↗




Input/Output (IO)




Next Time

- Circuits
- Transistors

2-bit ROM of AND + OR



4 x 4 static RAM



FPGAs


- Field Programmable Gate Arrays
- Tackle in this order:
 - Gate Arrays
 - Field Programmable
 - Sometimes
- Older technology / terminology

Look Up Table (LUT)


- Assume: 4 inputs, 1 output (all 1 bit)
- RAM-based array

Look Up Table (LUT)

- Assume: 4 inputs, 1 output (all 1 bit)
Load all bit stream
- RAM-based array



Configurable Logic Block (CLB)



Configurable Logic Block (CLB)




Fig.4 Example of Configurable Logic Cell.


Connecting CLBs

```
wire [7:0] value;  
wire maxValue = ( value == 8'hff );
```

Connecting CLBs

wire [7:0] value;

wire maxValue = (value == 8'hff);




Connecting CLBs


wire [7:0] value;

wire maxValue = (value == 8'hff);


Connecting CLBs



CLB Interconnect



CLB Interconnect



FPGA w/BRAM




Figure 1: Basic Spartan-II Family FPGA Block Diagram


More on FPGAs

- There is a lot more we could say about using FPGAs
- Why synthesis takes so long:
 - Remapping state machines
 - Behavioral Verilog -> Structural Verilog
 - Mapping to LUTs / CLBs
 - Layout of CLBs / IOs
 - Interconnection
 - Generating a configuration bitstream

(some hints)


Busses

- Boolean Logic is bi-state:
 - 1: logical true
 - 0: logical false
- X: The simulation tools don't know if it's 1 or 0
- So you can't do things like this:




Busses

- Boolean Logic is bi-state:
 - 1: logical true
 - 0: logical false
- X: The simulation tools don't know if it's 1 or 0
- So you can't do things like this:




Then how does this work?




Answer: A “Tri-State” Bus

- “Tri-State” signals:
 - 1: this is logical true
 - 0: this is logical false
 - X: The simulation tools don’t know if it’s 1 or 0
 - Z: this is “high impedance”
- Z: High Impedance
 - Stop driving a logical value
 - Pretend I’m not connected

Tri-State logic




Tri-State Bus



Problems with Tri-State Logic

- What if two signals “drive” at once?




Solution: Don't Do That!

Tri-State

Look Up Table (LUT)

- Assume: 4 inputs, 1 output (all 1 bit)
Load all bit stream
- RAM-based array



Next Time

- We start designing a CPU!
- Specifically: Control / Datapath