ENGR 210 / CSCI B441 "Digital Design"

## Flip Flops + Sequential Logic

Andrew Lukefahr

### Course Website

## fangs-bootcamp.github.io

Write that down!


### Announcements

• P2: You should be done.

• P3: You should be done.

• P4: Up and ready.

## D Latch versus D Flip-Flop



Comparison of level-sensitive and edge-triggered devices

atch of follows atch of follows input (D) when input (D) when enable (CIE) is enable high

pt output follows input only on risivs edge of enable (UK)

51

## X for

## Defaults

```
wire x,y,z;
logic foo, bar;

always_comb begin

foo = x; bar = x; //good: defaults

if (x) foo = y & z; //

if (x) bar = y | z; //
end
```


What if x == 0? foo = bar = x!

Always specify defaults for always comb!

"Warnis: Inferrig Laton"

## Always specify defaults for always comb!

## Glitches on D-Latches



## Flip-Flop in Verilog

```
module d ff (
    input d, //data
   input clk, //clock
   output logic q //output register
     always ff @ ( posedge clk )
     begin
          q <= d; //non-blocking assign</pre>
     end
endmodule
```

# BLOCKING (=) FOR always\_comb


NON-BLOCKING (<=) for always\_ff

## D-FlipFlop w/Clock

```
module d ff (
   input d,
                    //data
   input clk, //clock
   output logic q //output
     always ff @ ( posedge clk )
     begin
          q <= d; //non-blocking assign
     end
           What is q before posedge clk?
endmodule
```

## D-FF's with Reset


• Two different ways to build in a reset



## D-FF's with Reset


- Two different ways to build in a reset
  - Synchronous
  - Asynchronous
- We always use synchronous resets for this class!

#### Verilog models of D flip-flop




#### Edge triggered D flip-flop:

```
logic Q;
always_ff @ (posedge clk)
  Q <= D;</pre>
```




#### Edge triggered, asynchronous reset D flip-flop:



```
logic Q;
always_ff @ (posedge clk, negedge rst)
  if (~rst) Q <= 1'b0; //asynch. reset
  else Q <= D;</pre>
```

rot used in class



#### Edge triggered, synchronous reset, clock enable D flip-flop:

```
logic Q;
always_ff @(posedge clk)

> if (reset) Q <= 1'b0; // synch. reset
else Q <= d;</pre>
```

## 4-bit Register in Verilog

```
module d ff (
    input
                     d, //data
    input
                     clk, //clock
    output
                     q //output register
     always ff @ ( posedge clk )
     begin
          q <= d; //non-blocking assign
     end
endmodule
```

## 4-bit Register in Verilog


```
module d ff (
   input [3:0] d, //data
   input clk, //clock
   output logic [3:0] q //output register
     always ff @ ( posedge clk )
     begin
         q <= d; //non-blocking assign
     end
endmodule
```


## What does this module do?

```
module mystery(
   input clk,
                     //clock
   input rst, //reset
   output logic out //output
   logic [3:0] D;
   wire [4:0] sum;
   always ff @( posedge clk ) // <- sequential logic
   begin
       if (rst) D <= 4'h0;
       else D <= sum; //non-blocking
   end
   always comb // <- combinational logic
       \{out, sum\} = \{0, D\} + 5'h1; //blocking
endmodule
```

```
module counter (
   input clk, //clock
   input rst, //reset
   output logic out //output
);
   logic [3:0] Q;
   logic [3:0] sum;
   always ff @( posedge clk ) // <- sequential logic
   begin
      if (rst) 0 <= 4'h0;
      else Q <= sum; //non-blocking
   end
   always comb begin // <- combinational logic
       sum = Q + 4'h1; //blocking
       out = sum[3];
   end
```

Sequential Logic uses both Flip-Flops and Combinational Logic






## 4-bit Register in Verilog


```
module d ff (
    input [3:0] d, //data input clk, //clock
    output (0517 [3:0] q //output register
   always ff @ ( posedge clk )
     begin
           q <= d; //non-blocking assign
           4 bit assign
     end
endmodule
```

## 4-bit Register in Verilog

```
module d ff (
   input [3:0] d, //data
   input clk, //clock
   output logic [3:0] q //output register
     always ff @ ( posedge clk )
     begin
         q <= d; //non-blocking assign
     end
endmodule
```


## D Flip-Flops as Shift Registers






## Shift-Register in Verilog

```
module shift register
   input clk, rst, D,
   output [3:0] Q
  always-ft @ (posedge clk) besin
             dff L= 4'h0;
         end else begin
        end det c= ndet;
    assign 0 = off;
endmodule
```



## Shift-Register in Verilog

```
module shift register (
   input clk, rst, D,
   output [3:0] Q );
   logic [3:0] dff;
   logic [3:0] next dff;
   always ff (@posedge clk) begin
      if (rst) dff <= 4'h0;
      else dff <= next dff;
   end
   always comb
      next dff = \{ dff[2:0], D \};
   assign Q = dff;
endmodule
```




## Inputs can affect output or state

```
module counter (
    input clk, rst
   input out fast, //faster output
   output logic out //output
   logic [3:0] Q;
   logic [3:0] sum;
   always ff @ ( posedge clk ) begin
     if (rst) Q \ll 4'h0;
     else Q <= sum;
   end
   always comb begin
       sum = Q + 4'h1;
       out = sum[3];
   end
```

```
mannan
module counter (
                                                                110 clocks
                                out fast 20
   input clk, rst
   input out fast, //faster output
   output logic out //output out-Gast ? (
);
   logic [3:0] Q;
                                        CK WILLIAM
   logic [3:0] sum;
                                     >> 5 cm [0] ____
   always ff @ ( posedge clk ) begin
     if (rst) Q \ll 4'h0;
                                        Sum [1]
     else Q <= sum;
   end
                                        sam (3)
                                                   remains uncharged
   always comb begin
       sum = Q + 4'h1;
     out = sum[3]; // default
   end it (out-tast) out = sum [i];
                                                        out= sum[] l'outfast /
endmodule
```

```
module counter(
   input clk, rst
   input out fast, //faster output
   output logic out //output
);
   logic [3:0] Q;
   logic [4:0] sum;
   always ff @( posedge clk ) begin
      if (rst) Q <= 4'h0;
      else Q <= sum;
   end
   always comb begin
      sum = Q + 4'h1;
      out = sum[3];
      if (out_fast) out = sum[[];
   end
```

```
module counter(
   input clk, rst
   input out fast, //faster output
   output logic out //output
);
   logic [3:0] Q;
   logic [4:0] sum;
   always_ff @( posedge clk ) begin
     if (rst) Q <= 4'h0;
     else Q <= sum;
   end
   always comb begin
      sum = Q + 4'h1;
      out = sum[3];
    end
```



## Next Time

Finite State Machines (FSMs)