



CMOS II

Andrew Lukefahr
Indiana University - Bloomington



Calculator.py


- Lets you interact with the FPGA via the keyboard
 - Translates ASCII <--> Binary for you

```
$ python3 calculator.py -s /dev/ttyUSB1
```

```
$ python3 calculator.py --help
```



```
python3 (not “python”)
```

Review: The Compute Stack



Review: All logic is NAND


- It's not magic, it's an electronic circuit




MOSFETS

FET




n FET



p FET





GND





(3.3V)
V_{DD}







V_{DD}




V_{DD}



MOSFETS

	Symbol	$V_{gate} = GND$	$V_{gate} = V_{dd}$
nFET			
pFET			

NAND with Complimentary MOS (CMOS)




n Mos
 0 \Rightarrow open
 1 \Rightarrow closed

p Mos
 0 \Rightarrow closed
 1 \Rightarrow open

<u>A</u>	<u>B</u>
0	0
0	1
1	0
1	1

<u>out</u>
1
1
1
0

CMOS NAND Gate



Both nFET and pFET transistors are used to implement the gate.

Advantage: no current from V_{dd} to GND in either state, thus extremely low power dissipation.

A	B	MF1	MF2	MF3	MF4	I	Y
LV	LV	off	off	on	on	0	HV
LV	HV	off	on	on	off	0	HV
HV	LV	on	off	off	on	0	HV
HV	HV	on	on	off	off	0	LV


Because there is no current in either state, the CMOS gates have extremely low power dissipation.

Dissipation is due to following effects:

- When the output switches from one logic level to another, there is a short period of time when all output transistors are ON, and the current flows from V_{dd} to GND.
- Gates have some parasitic capacitance, and during the switching of output from one voltage level to another, the output has to charge and discharge gates that are connected to the output.

As the working frequency of CMOS gates increase, so will the power dissipation.

CMOS NOR Gate



NFET



P FET

close

open


open

closed



<u>A</u>	<u>B</u>	<u>Out</u>
0	0	1
0	1	0
1	0	0
1	1	0

CMOS NOR Gate




Both *nFET* and *pFET* transistors are used to implement the gate.

Advantage: no current from *V_{dd}* to *GND* in either state, thus extremely low power dissipation.

A	B	MF1	MF2	MF3	MF4	I	Y
LV 0	LV 0	off	off	on	on	0	HV 1
LV	HV	off	on	on	off	0	LV
HV	LV	on	off	off	on	0	LV
HV	HV	on	on	off	off	0	LV


CMOS NOT



	Pmos	Pmos
1	closed	open
0	open	closed


<u>A</u>	<u>Out</u>
0	1
1	0

CMOS inverter:




A	MF1	MF2	I_{dd}	Y
LV	off	on	0	HV
HV	on	off	0	LV

A	Y
0	1
1	0



CMOS AND?



CMOS XOR?

<u>A</u>	<u>B</u>	<u>XOR</u>
0	0	0
0	1	1
1	0	1
1	1	0


0
 1

N
 open
 closed

P
 closed
 open



$A \rightarrow A'$

$B \rightarrow B'$



CMOS XOR?

(NOT ON EXAM)



How a MOSFET works

↖

- Yea, I'm not going to pretend I'm better than this guy...
- <https://www.youtube.com/watch?v=lcrBqCFLHIY>

Closer to physical reality:

- [@0.45](https://www.youtube.com/watch?v=tz62t-q_KEc)
- Add FinFETs
- https://www.youtube.com/watch?v=TXxw1kdF5_Q

Next Time

- Setup + Hold Times
- Pipelining