



Worst-case latency, decomposed by pipeline stage (EEMBC, mean over benchmarks)


Bus arbiter




Replacement



LLC size



Main memory



Legend: L1 stall, Req bus, L2 stall, L2 access, Resp bus, DRAM bus, DRAM