



SN64 v2 FPGA SHEET - LFE5U-BSP CAMGAT81 (-BBG281), Moser stack, configuration flash, 27 MHz clock, JTAG, telemetry ADC, reset supervisor.
Pin map: [interfacing/pga-pin-map.csv](#) ([tools/pin_map.py](#)) every signal on rings 1-3; constraints [taps/constraints/sd4_board.tcl](#)



DESIGN DRAFT - NOT FOR MANUFACTURE

Sheet: /FPGA/

File: [sna64.v2.csv](#)







Title: **SN64 v2 - FPGA**

Sign: AB Date: 2024-09-30

PCW: 1.0.0

Rev: v2 sheet 0.1
14/27

SN64 v2 CARTRIDGE SHEET – N64 edge J1 and SNES socket J2 on the one board, four SN74ALVC164245 translators (A = 3.3 V, B = 5 V), SN74LVC07A open–drain driver for the 5 V lines the FPGA pulls.



DESIGN DRAFT – NOT FOR MANUFACTURE

Sheet: /Cartridge/
File: cart.kicad_sch

Title: SN64 v2 – Cartridge


Size: A1 Date: 2026-09-30

Kicad E.D.A. 10.0.6

Rev: v2 draft 0.1

1 of 3/4

SN64 v2 POWER SHEET – TPS2121 input USB (USB priority) –> TP563070 buck-boost 5V_SYS –> TLV62569 x2 (3V3, 1V1), AP2112K–2.5V LDO (2V5), TPS2553 cartridge switch, USB–C receptacle with the loader chip (FT231X on the FPGA JTAG port). Converter values are the v1 ones (verified pin tables).



DESIGN DRAFT – NOT FOR MANUFACTURE

Sheet: //Power and USB/
File: power.kicad_sch

Title: SN64 v2 – Power and USB

Size: A1 Date: 2026–09–30

Kicad E.D.A. 10.0.6

Rev: v2 draft 0.1

10/ 4/4