Politenico di Milano

Dipartimento Elettronica, Informazione e Bioingegneria

HEAPLAB PROJECT REPORT

Signals Timing

Author:
Davide FANZAGA


Supervisor:
Dr. Federico
REGHENZANI

January 2, 2021




1 READ

1.1 DRAM




1.2 Shift Register Parallel to Serial



2 WRITE

2.1 DRAM



2.2 Shift RegisterSerial to Parallel

