
Name - Adu Amori Branch - CSE - I Group - Ith ROLL No. - 1701012006


Experiment No. - 0


Object: verify gates with the pin structures

Apparatus Hequired:

8.110	Instruments	Quantity	Auchphon
1	IC 7408	1	AND
٦.	IC 7432	1	OR
3.	IC 7404	1	NOT
4.	IC 7400	1_	NAND
5.	IC 7402	1	HOR
6.	connecting wirls	As Hoguired	







Scanned by CamScanner

Theory:

contains 4 independent gaps each of which performance the Logic AND functions.

Contains 4 independent gass each of which performed the Logic operations.

Enverter 10 wieh perform Logical invest action.

IC7400: 7400 is a Quad 2 - Input NAND Gake that contains 4 independents gate each of which perform the Logic NAND functions.

gats each of which perform the togic HOR performs the logic HOR operations.

Observation Table:

Truth table of AND gar (ICT408):

Drp	In put		
A	ß	Owher	
0	0	0	
6	1 1	0	
1	0	0	
1 1			

Truth toble of or gak:

70/	but	Oulput
_A	B	C
0	0	0
0	10	1
1	0	1
1	1	1

Truth table of NOT Gak!

Inpu	ad put
A	B
0	1
١,	0
_	V

Truth table of HAHD GOK!


Input		mpu	
_ A	ß	c	
0	0		
0	1	1	
,	0	1	
1	1	0	

Truth table of NOR gate:


Inp	output c	
Input A B		C
0	0	1
0	1	0
1	0	0
1	1	0

Result: All gass one remfied

Name - Auf Anian Bronch - CSE -1 Group - I'r ROII NO. - 17-01012006 Experiment No. -1 Object: Design and study of SR, JK, I and D flip flop using NAND gate. Apparatus nequined: connecting wires, IC7400 Circuit Diagram! SR FLIPFLOD: Alto) D FULF LOP Q (+1) CLK



T fup flop:



Theory!

Clocked SR prippeop: Sx. latch prippeop required the direct input but no clock on the clocked SR plp the fl changes its state only when clock pulse is applied depending upon the inputs.

In De liptrop: 91 is the modification of clocked SR F/F. In De liptrop single input is fed. At one gote the Head input and of another its compliment.

Ik plipplop: One of the most useful and versotile plipplop is Ik plipplop. If Both inputs are I and the clock pulse is applied then the autiful will change its state. Hegandul of previous condition.

T Flipf lop: It is olso known as toggle fupflop.

A method of ovoiding intermediate state in RS F/F
is to provide only one input. Toggle moons to change
in the previous state.

Observation!

Truth Lable of SR Flip Flop:

S	R	Q(+1)
0	0	No change
O	1	0 0
1	0	1.
1_	1.	Race

Troth lable of DFUPFEDA

_ D	Q(t+1)
0	0
1	1

Truth table of JKflipflop:

	In purs			(t+1) Q(t+1) L L L L
	_	J	K	Q(+1)
1	0	0	0	0
1	0	100	I	0
1	0	上	0	1
	0	1.	上	Ŀ
١	£	0	0	1
	1	0	1	0
	800004444	Ł	0	1,
	1	1	L	0

Tooth Lable of T flip flop!

Inpu	Outputs Q(t+1)	
Q	QT	
0	0	0
0	1	1
1	0	1
1	1	0


Results: Study and design of pup. Flops is

Name - Acul Amari Branch - CSE -I Group- Ist ROUND - 1706/2006


Object: Design and Study of Half added and full added circuit.

Apportates Hequited: IC 7406, IC 7408, connecting wires.

circuit diagram of half adder:



Circuit diagram of full adder:



Half addet! A half added is a type of added an electronic circuit that performs the addition of numbers. The half added is able to add two single binary digits and provide the autpit peus a carry value. It has two inputs and two outputs 3(sum) and c (carry). The added works by combining the operations of basic logic gates, with the semplist form using only a xor and AND gate.

7011 adde4: A full adder is a digital circuit performs addition. full adders one implemented with logic gates in hardware A full adder takes two binary number plus a corry or overflow bit. The output is a sum and another carry bit. full adder is made from xoR, AND and OR gots. A pull adder is effectively two half adder, an XOR and an AND gate, connected by an or gate.

Observation Table: Truth table of half adder.

IN	Input X Y		Output		
×			C		
0	0	0	0		
10	1	1	0		
ı	0	L	0		
1	1	0	1		

Truth table of full adder:

INPUT			007	<i>ד</i> טק
X	1 y	Cèn	S	С
0	Ó	0	0	0
0	0	1	1	0
Ö	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	11
,	1	0	0	11
1	1	1	1	1
			· '	'

Result: Aesign and study of half adder and full adder circuit is done.


Name - Adil Ansori Branch - CSE - I Group - 7st Rollno - 1701012006

Experiment No. - 3


Object: Resign and Study of half subtractor and pull subtractor.

Apparatus required: IC 7404, IC 7408 and IC 7406, connecting wires

Circuit diagram of half subtractor:



circuit deagram of pull subtractor:



Theory!

Half Subtractor: The half subtractor is a combinational circuit which is used to perform subtraction of two bits. It has two inputs x and y and two outputs the difference D and borrow out Bow . The borrow and signal is set when the subtractor needs to borrow from the next digit in a mulk-digit subtraction.

full subtractor: The full subtractor is a combinational circuit which is used to perform subtraction of three input bits X, y and Bin. The full subtractor generates two outputs bits: the difference D and borrow and Bow. Bin is set when the previous digit is borrowed from X. Thus Bin is also subtracted from x as well as the y. Like half subtractor, the full subtractor generates en borrow out when it needs to borrow from the hent digit. Beince me eure subtracting x by y and Bin a porrow out needs to be generated when XXY+Bin. When a borrow out is generated, I is added in the circuit digit. Therefore b=x-y-Bin+2Bout.

Observation Lable:

THUTH table of half subtrooter:

PUT	007	INPUT			
Box	D	y	×		
0	0	0	0		
0	1	1	0		
0	1	O	1		
0	0	1	1		
	0	1	1		

Froth table of full subtractors

Ih.	PUT	007	PUT	
X	У	Bin	D	Boor
0	0	0	0	0
0	0	1	11	
0	1	0	Ť	1 1
0	1	1	0	1
1	0	σ	1	0
1	0	*1	0	0
1	1	0	0	0
1	1	1	1	1
				-

Result! Design and study of half subtractor and full subtractor is done.

Ris 1,513119

rod

Name - Adu Amori Branch - CSE Ciroup- I Roll no- 1701012006

Experiment	NO - 4	
Object: Design and study of	shift- Hogi	s Levi.
Apparatus sequired: S.No. Instrument	Quantity	apecities ton
1. Digital trainer Kit	2	7476, 7404
g. Broad Board	\$	Ar per medaired
Circuit Diagram:	G	٠.
7476		
	<u></u>	
9() - 3 2 - 5 72 72 1 - CLM	Vec = 5th per Clas = 13th	bu
60		

Memory Lystem. They one generolly mode up of plip-plop one feip flop can store one-bit of information. When a storieted is elsed to store binory impormation, it is could a momory suggister, when it is used to shift data to either eight or slight is colled a thift neglister. A neglister copo but of shift singlisher, and one shat can shift in both directions one bi-directional shift neglister.

Observation-lable: 4-8it serial shipt Register left to

,	[N PU1-	3			0075	2500
	2			FFA FFE	ffe	ff o
0	0	0		0 0	0	0
1	1	0		0 0	O	0
1	1	1.	1	0	O	0
1	1	2	+	!	0	0
1	1	3	1	ţ	t	0
1	0	4	1	1	1	•
1	0	5	ō		1	1
1	0	6	0	0	Ť.	1
1	L	7	0	0	0	1
1	0	7	ð	ð	0	0


Results: Deaign & boudy of 4-8:+ Hegister

Experiment NO -

Object: Design and sendy 2x2 bit musiplier by

Apparatus Haquired: IC-7486, IC-7408, Digital Prainer Kit and connecting wires.

circuit Diagram:



Meory: Consider the multiplication of two 2 bit humber as shown in figure. The multiplicand bits one y, k go, the multiplier bits one h, & ho and the products in 20,2, 22, 22. The first portsol product is formed by multiplying to by y, yo. The multiplication of two bits buch as xo k yo product in disolution of two bits buch as xo k yo product in disolution to a AND operation. Therefore the pootsol product can be implemented with AND gots as Shown in figure.

Observation - Lable:

ኒ _ያ	20	y,	70	\mathcal{Q}_{3}	د 2	٤ ي	So
O	0	0	0	0	0	0	0
1	1	1	1	1	0	0	1_
0	1	1	0	0	0	1	0
L	0	1	0	0	1	0	0
0	0	1	1	O	0	0	0
L	1	0	0	0	0	0	0

gotes and Ic's is verified.


Experiment NO -

object: To study and design of 1-bit memory coll

Apportous nequired:

Circuit Diagram:

Instruments	epeci fications	Quan 5 ty
IC 7400	Quad 2 i/P AND gots	Ĺ
IC 7411 Tr	sple input AND gates	1
IC 7404	Hex enventer	1
1	prod P-tription	î.
	-	£
Digital Trainw kit	-	As per neguired
connecting wind	-	43 pag ALL



Theory: A 1 Bit memory cell is the bosic element and all the memory IC's one by: et oround a hyslem of him basic 1 bit cell. The moment the cik is charged to logic 0, the output (Q) does not change and thetoin the D inputs level existed before the 1 to 0 transition at the CLK R/W is to be at logic t for theading from the Cell and at logic 0 for writing into the cell.

activities one blocked and the cell in the hold where it started the output is protected.

Observation Loble:


	In	ولته		
	An	RIW	ኦ :	Mode
١	0	×	X	Hord, 80=0
١	1	0	0	wisk o into memory, Do= 0
١	L	0	1	write I into memory, Do=0
	t	0	X	read, No = stored D; bit.


Result: Study and deaign of 1 bit memory cell is

Experiment No -

Object: Study and verify 4-bit added / subhactor . using IC 7403 and IC 7406

Apportates sequired: Algital Trainer Kit, IC 7403.
IC 7406, Broad board and connecting wirst.





$$9f \text{ Cim} = 1$$
 $A_3 A_2 A_1 A_0$
 $B_3 B_2 B_1 B_0$
 $D_3' D_2 D_1 D_0$

Obse	Observation lable:											
و				POP						00	7900	3
an	As	A,	As	Ao	Вз	В;	B	, B.	c	4 5	3 5	2 9, 90
0	1	1	1	0	0	0	0		0	1	1	1 1
0	1	1	1	1	1	1	0	1	1 '	1	1	0 0
0	0	0	1	1	١.	0	0	0	0	, 1	0	1. 1
;	•	;	;		ļ		i ļ		1		(0
1	1	1	1		0	0	1	0	1	0	0	00
1	()	0	0 0			0	0	J				

Theory: The operations of both addition and subtraction can be performed by one burning adder. Such binary circuit can be designed by adding an xor gote with each full adder. The 4-bit adder/ subtractor which has two 4 bit enjuts as 12 12 1. As and B & B 2 B 2 B 3. The mode wiput control eine is connected to corry input of the least significant bit of the full adder. This control line decides the type of operation. When cin = 1, the circuit is subtractor and when cin = 0, the circuit becomes adder The Xor gase consists of two enjuts to which one is connected to B and other is circuit when cin = 0. B XOR of 0 produces B. Then full adders add the B with A with cin = 0 and hence an addition operation is performed.


Results Design and study of 4-bit adder and hubbrocker is verified or done.

Oxperiment NO -

supplet and logic gotes and verify truth

Apparotus required! IC 7476, IC 7400. IC 2400, Digital Trainer 184.

Circuit Biagram: IC 7476 Pin Configuration:



Chi Clock Pulse

Chi Clock Pulse


Chi Direct Rulse

SP. J Direct set

SP. J Output

22

circuit siggrom of MOB 10 Lipple Coonter



Extorned crock. All subsequent plip-flop one clocked by an extorned crock. All subsequent plip-flop one clocked by an extorned crock. All subsequent plip-flop. Asynchronous counter one of the proceeding peip-flop. Asynchronous of the way the clock pulse supplies it way through the flip-flop. The MOD of the slipple counter or asysnohronous counter in 2° if n flip-flops are used. For a 4. Bit counter in the stange of the count in 0000 to 1111 (2°-1).

Observation Lable:

7xuth Rabk

	Qs	Q2	0.	@ o	0/1
	0	0	0	0	0
	0	0	0	1	1
	O	0	1	0	2
	0	0	1	1	3
		1	0	0	4
	٥		ø	10	5
	Ô	Ţ	1	0	6
	0	1	1	1	7
	0	Ł			હ
	1	0	U	0	
1	_	0	0	1	9

8 to be Singram:

RAMI: Design K study of MOD-10 counter is verified.


Experiment NO-10


Object: Design and study of truth robu of Multiplexer and be multiplexen using IC 74153 and 74155

Apportatus surquired: Digital Trainer kit, IC-74153.

IC-74155, Bread board and connecting wines.

Circuit biogram:





DMUX

Observation Lable:

	()	MUX)				(DMUX)			
90	sel	eet	y.	3.		S. S.		y.	72 73
	S.	g_1				XX	1	1	1 1
0	0	0	Ao	0	X	XX			1 1
	0		A2	Ĺ	0	0 0			1 1
0			Az	Ĺ	0				1 1
σ				Ł	0	0 1	1	1	0 ‡
0	1	1	42	ŧ	ð	1 1	1	1	1 0
,	×	X	\mathcal{D}	,	-				

Throng:

multiplexed: It is a device that combines several analoge or digital input signals and forwards them enter a single author time. A multiplexed of imputs has believe line which one used to select which imput line is used to select which imput

Demnitsplexed: 97 is a device that takes a single cuput line and shooter it to one of several digital oil puil. A demnitsbursen of 2" outpuils has of seket line, which our eyerd to seket which outpuil into to send the input.

1 done.