

6/8/19  
Wednesday

## Unit - 3

### Control Unit Design

Currents Instruction's state is PSW

→ Program status word (PSW)

Saves the current instruction and provides the services to the interrupts that occur. Instruction cycle → The time taken by the inst. to fetch from the memory to execute.

OP code Address Mode

#### ① Fetch the instruction

(PC) → content / Address of the PC

PC + 1 if 1 bit inst.  
PC + 4 if 4 bits inst.

$IR \leftarrow (PC)$

#### ② Decode the instruction

ADD  $R_1, R_2, R_3$

$R_1 \leftarrow R_2 + R_3$

Load A,  $MEM[100]$

$A \leftarrow MEM[100]$

Store

In this we have to refer memory.

In this we don't have to refer memory it is stored in registers.

③ Execute the instruction

④ Store

Instruction cycle is made of machine cycle

Machine cycle is used for instruction fetch

Machine cycle is made of clock cycle



Instruction fetch machine cycle is made up of 4 clock cycle for making instruction fetch

$IC = MC$

Inst. cycle = Machine cycle

Inst. cycle = Instr. cycle + Read cycle


## Execution of an Instruction



- Y, Z, TEMP are temporary registers
- these registers are used for temporary use
- Constant




$R_i$  are control signals



$R_i$  in Bus se data  $R_i$  me a raha hai  
 $R_i$  out  $R_i$  se data bus me ja raha hai  
 MDR is the one from which data comes from internal and external bus.

MDR<sub>L</sub> in → Local → MDR in Internal Bus



$$R_1 \leftarrow R_2 + R_3$$

$R_2$  out,  $Y$  in  
 $R_3$  out,  $Y$  in, Add,  $Z$  in  
 $Z$  out,  $R_1$  in

( $R_3$  out comes directly in B)

WMFC → Waiting for Memory Function Complete  
 If  $R_1$  se instruction read karna hai hun

①  $R_1$  out,  $MAR$  in, Read  
 ②  $MDR$  in, WMFC  
 ③  $MDR$  out,  $R_1$  in

①  $R_1$  out,  $MAR$  in, write  
 ②  $MDR$  in, WMFC  
 ③  $MDR$  out,  $R_2$  in

ADD(R<sub>2</sub>), R<sub>1</sub>

$(R_2) \leftarrow (R_2) + R_1$

Add (R<sub>2</sub>) R<sub>1</sub>

Instruction  
Fetch

Add R<sub>1</sub>, R<sub>2</sub>

$R_1 \leftarrow R_1 + R_2$

Add (R<sub>2</sub>) R<sub>1</sub>  $\Rightarrow R_1 \leftarrow R_1 + (R_2)$  PCout is in now internal bus

1. PCout, MARin, Read, select 4, Add, Zin
2. Zout, PCin, WMFC
3. MDRout, IRin

4. R<sub>2</sub>out, MARin, Read

5. R<sub>1</sub>out, Yin, WMFC

6. MDRout, select Y, Add, Zin

7. Zout, R<sub>1</sub>in

Mem. R<sub>1</sub> is loc. so  
read or write kha hai  
wo MAR pass jayega

1 word 64 bit = 8 byte  
1 word 32 bit = 4 byte

Select 4 means we are  
adding PC+4

• We are waiting be'z  
we are fetching instruction  
from memory to overcome  
this use cache memory.

Subtract R<sub>1</sub>, (R<sub>2</sub>)

$R_1 \leftarrow R_1 - (R_2)$

$(R_2) \leftarrow (R_2) + 1$

(R<sub>2</sub>) + means

First use the  
address of R<sub>2</sub>  
and then add 1

1. PCout, MARin, Read, select 4, ~~sub~~, Zin
2. Zout, PCin, WMFC
3. MDRout, IRin
4. R<sub>2</sub>out, MARin, Read
5. R<sub>1</sub>out, Yin, WMFC
6. MDRout, select Y, subtract, Zin
7. Zout, R<sub>1</sub>in
8. MAR R<sub>2</sub>out, ~~sub~~, select 1, Add, Zin
9. Zout, R<sub>2</sub>in


Yin is the 1  
input of MUX

In this R<sub>2</sub>out  
directly comes as the  
input of ALU



~~For~~ For 1 step this will execute  
in 1 clock cycle



PAGE NO. 4  
DATE: 20/11/20



$T_1 \rightarrow$  is the clock pulse or clock cycle



PAGE NO. \_\_\_\_\_  
DATE: \_\_\_\_\_

• For executing any instruction the processor must generate control signals in proper sequence. Computer designer used to generate these signals by

- ① Hardwired control
- ② Microprogrammed control

In hardwired control an encoder (control signal generator) is used to generate various control signals.

The encoder gets its input from 4 different modules

- (i) Content of the control step counter
- (ii) Content of the instruction register
- (iii) Content of the conditions code flag
- (iv) External input signal such as interrupts request and MFC (memory function complete)

The step decoder provide a separate signal line for each step or clock period. Similarly the output of the instruction decoder consist of separate line for each machine register. For any instruction loaded into the IR one of the output lines through  $IN_m$  is set to 1 and all other lines is set to 0.



PAGE NO. \_\_\_\_\_  
DATE: \_\_\_\_\_

Control signal generator also gets its input from condition codes. These conditions may arise due to various conditional operations such as carry (0 or 1), 0 (if the result is zero it is set 1 or if the result is one it is set to 0) other conditions are branch and jump. Branch and jump may be conditional or unconditional

$$Z_{in} = T_1 \cdot Add + T_2 \cdot Add$$



## Microprogrammed Control



1 → Control signal Active  
0 → Control signal Inactive

Operation Next Address

Control Word

OP code  
Next Add. → MPC  
MPC depends upon OP code and next address

Control signals in Add (R<sub>3</sub>), R<sub>1</sub>

Micro operation	P <sub>cin</sub>	P <sub>cout</sub>	MAR <sub>in</sub>	Read	MDR <sub>out</sub>	IR <sub>in</sub>	Y <sub>in</sub>	select	Add	Z <sub>in</sub>	Z <sub>out</sub>
1	0	1	1	0	0	0	0	1	1	1	0
2	1	0	0	0	0	0	0	0	0	0	1
3	0	0	0	0	1	1	0	0	0	0	0
4	0	0	1	1	0	0	0	0	0	0	0
5	0	0	0	0	0	0	1	0	0	0	0
6	0	0	0	0	1	0	0	1	1	1	0
7	0	0	0	0	0	0	0	0	0	0	1

Each individual bit represent a control signal

Micro operation	R <sub>1</sub> out	R <sub>1</sub> in	R <sub>2</sub> out	WMEC	END	micro operation
1	0	0	0	0	0	Fetch
2	0	0	0	1	0	Control word
3	0	0	0	0	0	
4	0	0	1	0	0	
5	1	0	0	1	0	Add
6	0	0	0	0	0	
7	0	1	0	0	0	Store


Fetch, Add, Store in same memory

- fetch, Add, Store are in same memory but at different memory location
- ROM is used most time for control memory.


Two Control Signal

① Horizontal

② Vertical



3 input gives 8 different control signals



Difference b/w Hardwired & microprogrammed control.

~~2-9~~ 2-9 difference



## Cache Memory


① Hardware

② Software

CPU (Generate Address)

Cache (Hit) → Data (CPU)

↓ miss  
Main memory




## Size of cache

Size of cache block =  $\frac{\text{Size of block of memory}}{\text{or cache Memory or cache line}}$

- Cache may be hardware or software
- software by using keyword in creating web page bcz it is already stored in cache memory.

Cache Memory is of 3 types


① Associative Cache ⇒ In associative cache the block of main memory can go any block of cache memory



TAG Memory is used to store the address of the block of cache memory. If  $n$  no. of blocks the  $n$  no. of addresses is there in tag memory.

[4] [2]  
Block No Byte

V bit = 1 → valid data  
V bit = 0 → Garbage data




Valid bit compares that the address is stored in TAG memory in corresponding to cache memory the data is actually present or not which comes from the main memory.

V-bit = 1 → valid data  
V-bit = 0 → Garbage data

data is there  
Add. in corresponding  
data is not there  
in corresponding to add.

Buffer




When there is transfer from main memory to cache memory there is only 1 block will transfer only.


00 - 1 byte  
01 - 2 byte  
10 - 3 byte  
11 - 4 byte



TAG Memory is used to store the address of the block of cache memory. If  $n$  no. of blocks then  $n$  no. of addresses is there in tag memory.



V bit = 1  $\rightarrow$  valid data  
V bit = 0  $\rightarrow$  Garbage data




Valid bit compares that the address is stored in TAG memory in corresponding to cache memory the data is actually present or not which comes from the main memory.


V bit = 1  $\rightarrow$  valid data  
V bit = 0  $\rightarrow$  Garbage data

data is there in corresponding address to address data is not there in corresponding address

Buffer



If it is 1 then buffer get enable and if it is 0 then buffer gets disable and gives the data of that block.



2 Bytes are used for selection lines of MUX.

00 - 1 byte  
01 - 2 byte  
10 - 3 byte  
11 - 4 byte

When there is transfer from main memory to cache memory there is only 1 block will transfer only.