Digital Logic Design

Final Project

Due Date: 98/11/5



1- Implement the Boolean function below using transistor-level Verilog coding. f(A, B, C, D) = AD + AB'C + BD' + A'C'D'

In your testbench, test the module for <u>all</u> different combinations of inputs.

2- Implement an 8-bit signed adder using gate-level Verilog coding. The adder should have an overflow detector.

In your testbench, test it for different inputs (once with two positive numbers without overflow, once with two positive numbers with overflow, once with two negative numbers without overflow, and once with two negative numbers with overflow).

3- Implement an ALU with two 6 bit signed inputs A and B and with 4 different operation modes mentioned below.

$$0-(A <<< 2) + (B >>> 1)$$

1-
$$A + 3B$$

$$2 - B$$

$$3 - |2A - B|$$

Each of the four operations should be implemented in a distinct module using dataflow coding. Then in a top module file, the modules should be connected to each other in a proper way. The final output should also be coded using dataflow.

(Note: "<<" and ">>>" mean arithmetic shift to left and arithmetic shift to right, respectively.)

4- Implement a 32 bit carry-lookahead-adder (CLA). First design a Full-adder module using behavioral coding. Use that FA module to make the CLA. Use another module to calculate Carry. (This problem is optional and has extra points)

Digital Logic Design

Final Project

Due Date: 98/11/5



<u>Note 1</u>: For each of your codes you should provide two Verilog files: one for the module, and one for the testbench. There should be enough test cases in your testbenches to test the modules for different input values.

<u>Note 2</u>: This project should be done by each student individually; thus, in case of any similarities between the codes provided by the students, all of those with similarities in codes will receive a 0 for their projects.

Note 3: Upload your codes as one zip file.

Note 4: Please name your files as below:

For the modules:

Your_Last_Name.Your_First_Name.Student_Number.Problem_Number.Module.v

Example: Cruise.Tom.96777777.Problem1.Module.v

For the testbenches:

Your_Last_Name.Your_First_Name.Student_Number.Problem_Number.Testbenc h.v

Example: Cruise.Tom.95777777.Problem1.Testbench.v