
Farhan Akbor Khan ID: 20301230


Section: 07 Lab03 CSE460

Date: 04/07/2023

Code:

endmodule





Alter using Case:

Code:

```
module mux4to1_4bit_20301230(a,b,c,d,sel,out);
input [3:0] a,b,c,d;
input [1:0] sel;
output reg [3:0] out;

always @(a or b or c or d or sel)
begin
case(sel)
2'b00: out <= a;
2'b01: out <= b;
2'b10: out <= c;
2'b11: out <= d;
endcase

end
endmodule
```

