Homework #7 3.14 -- 3.15 -- 3.16


Engineering 378

Farnam Adelkhani 915815724


- 3.14 (a) Implement the function  $F_1 = A'BC + B'C + ABC$  using an FPGA with programmable logic blocks consisting of 4-to-1 multiplexers. Assume inputs and their complements are available as shown in Figure 3-34.
  - (b) Implement the function  $F_I = A'B + AB' + AC' + A'C$  using a multiplexer. What is the size of the smallest multiplexer needed, assuming inputs and their complements are available?


$(\Lambda)$	-		_										
	+,=	ABC	+ BC +	ABC	ca-	be	ingleven had	w/	an	FPGA	v	prog.	لي إربو
								Į.				1 1	ماه طر

- În	po te	<u> </u>	outputs	Mux mont in torne
A	В	C	F,	Mux input in terms of {0,1,c,c}
٥	0	ಎ	0	С
6	٥		(	
O	- \	0	0	
0	t	١		C
ï	0	٥	6	
	٥	l	l l	С
,	\	0		
	·	\	1	



(g)					
	ĮN	po to	5	outputs	Mux input in terms of {0,1,c, c}
	Α	В	C	F (	of {0,1,c,c}
	٥	٥	ಲ	0	С
	6	٥	·		
	0	1	0	0	
	٥	ι	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		1
	L.	0	٥	6	
	(	٥	(		L L
	ı	\	0		_
		Ų	١		C





(b) Route the "w", "x", "y", and "z" nets on the segmented tracks shown in the diagram that follows. Use the minimum number of tracks possible.

