
Engr 378 HW #5 2.36, 2.37, 2.43, 2.44, 2.48, 2.50

Engineering 378

Farnam Adelkhani 915815724 2.36 Draw the circuit represented by the following Verilog process:

Why is *clr* on the sensitivity list whereas *C* is not?



- 2.37 (a) Write a conditional signal assignment statement to represent the 4-to-1 MUX shown subsequently. Assume that there is an inherent delay in the MUX that causes the change in output to occur 10 ns after a change in input.
  - (b) Repeat (a) using an if-else statement.
  - (c) Repeat (a) using a case statement.

$$A' \longrightarrow I_0$$

$$B \longrightarrow I_1$$

$$B' \longrightarrow I_2$$

$$0 \longrightarrow I_3$$

$$C \longrightarrow D$$

(a) Conditional Statement for 4 to 1 MoX u/ delay 10 ms. assign #10 
$$E = (C = 0)$$
?  $((0 = 0)$ ?  $\sim A:B):(C0 = 0)$ ?  $\sim B:O)$ ;

$$\begin{array}{ll} \text{begin} & \text{else if } (e = 1 \ \$ \ D = 0) \\ \text{if } (c = 0 \ \$ \ D = 0) \\ \text{if } (c = 0 \ \$ \ D = 0) \\ \text{else if } (c = 0 \ \$ \ D = 1) \\ \text{else if } (c = 0 \ \$ \ D = 1) \\ \text{else if } (c = 0 \ \$ \ D = 0) \\ \text{end} \end{array}$$

© 4-to-1 μοχ ν/ mberent delay of 10ns
always@(\*)
begin

σse (se1)

0:#10 F = ~ A;
1:#10 F = B;
2:#10 F = ~ B;
3:#10 F = O;
end ase

2.43 Write a Verilog module that describes a 16-bit serial-in, serial-out shift register with inputs SI (serial input), EN (enable), CK (clock, shifts on rising edge), and a serial output (SO).

Modole Shiftleg (SI, EN, CK, SO);
imput Si, EN, CK
output SO;
output [15:0]F;
reg [15:0]K;
inchal legen
kc=0
end
always @ (pusedge CK)
begin if (EN==1)

RC= {SI, register[15:1]};
end
assign F = register [0];
assign F = register;
end module


## 2.44 A description of a 74194 4-bit bidirectional shift register follows.


The *CLRb* input is asynchronous and active low and overrides all the other control inputs. All other state changes occur following the rising edge of the clock. If the control inputs  $S_1 = S_0 = 1$ , the register is loaded in parallel. If  $S_1 = 1$  and  $S_0 = 0$ ,

the register is shifted right and SDR (serial data right) is shifted into  $Q_3$ . If  $S_1=0$  and  $S_0=1$ , the register is shifted left and SDL is shifted into  $Q_0$ . If  $S_1=S_0=0$ , no action occurs.



- (a) Write a behavioral-level Verilog model for the 74194.
- (b) Draw a block diagram and write a Verilog description of an 8-bit bidirectional shift register that uses two 74194s as components. The parallel inputs and outputs to the 8-bit register should be X([7:0]) and Y([7:0]). The serial inputs should be RSD and LSD.





module bi Shiftiken 86.7 (X,S, KSD, LSD, CLIR b, CLIL, Y); ip put [7:0] X: input[1:0)s; input RSD, LSD, CLRb, CIK; output [7:0]4: bishift register 74 (94 81 (X[3:0], S, 4 E4], LSD, CHR, 414 Y12:07; bishift kegister 74194 52 (x[7:4], 5, KSD, Y[3], CLRb, CLK, Y [7:47; and undula

2.48 Complete the following Verilog code to implement a counter that counts in the following sequence: Q = 1000, 0111, 0110, 0101, 0100, 0011, 1000, 0111, 0110, 0101, 0100, 0011, ... (repeats). The counter is synchronously loaded with 1000 when <math>Ld8 = 1. It goes through the prescribed sequence when Enable = 1. The counter outputs  $S_5 = 1$  whenever it is in state 0101. Do not change the provided structure of the following module in any way. Your code must be synthesizable.

```
module countQ1(clk,Ld8,Enable,S5,Q);
input clk,Ld8,Enable;
output reg S5;
output reg[3:0] Q;
.
.
.
endmodule
```

```
woddle count Q1 (dk, Ld8, Enoste, S5, Q);
    imput clk, Ld8, Enology
     cotput ss:
     OUTPH 53:0] 9;
   reg [3:0) a temp;
 inited begin
     Q temp=0
 always @ (pos edge dle)
   if (Ld8 == 1)
   Qtemp 2=4161000;
else if (Enable==1)
   begin
     1 f ( & temp == 4 61000)
      Qleup <= 4'61000;
    واجع
      & temp Z = atemp -1;
     and
     assign S5= (Qkup == 4'bolo1)? 1:0;
     assign Q = Q leng,
  and wodole
```

```
module Problem(X,CLK,Z1,Z2);
input X,CLK;
                                                        0
output Z1,Z2;
reg [1:0]State,Nextstate;
initial
                                                        CLK
begin
    State = 2'b00;
                                                                                                           21
    Nextstate = 2'b00;
end
always @(State,X)
begin
   case(State)
   0:begin
         if(X == 1'b0)begin
              Z1 = 1'b1;
              Z2 = 1'b0;
              Nextstate = 2'b00;
        end
        else begin
              Z1 = 1'b0;
              Z2 = 1'b0;
              Nextstate = 2'b01;
        end
   end
                                       (b)
   1:begin
         if(X == 1'b0)begin
              Z1 = 1'b0;

Z2 = 1'b1;
                                         corrent
                                                      Next
                                                                        X=O
                                                                                        X = 1
              Nextstate = 2'b01;
                                          state
        end
        else begin
              Z1 = 1'b0;
                                                                                                               21
              Z2 = 1'b1;
                                                                                                      22
                                                                         \times = \setminus
              Nextstate = 2'b10;
                                                                                           2
                                                       X = 0
        end
   end
   2:begin
         if(X == 1'b0)begin
                                        SO
              Z1 = 1'b0;
                                                        SO
                                                                          81
              Z2 = 1'b1;
              Nextstate = 2'b10;
                                                                                                              0
                                                                                          Q
                                                                        52
                                         SI
                                                        81
        else begin
              Z1 = 1'b0;
              Z2 = 1'b1;
                                                                                          D
                                                        Sa
              Nextstate = 2'b11;
        end
  end
  3:begin
                                                                                          0
                                        S3
        if(X == 1'b0)begin
              Z1 = 1'b0;
              Z2 = 1'b0;
              Nextstate = 2'b00;
        end
        else begin
              Z1 = 1'b1;
              Z2 = 1'b0;
              Nextstate = 2'b01;
        end
  end
        endcase
  end
  always @(posedge CLK)
  begin
      State <= Nextstate;</pre>
  end
  endmodule
```

- (a) Draw a block diagram of the circuit implemented by this code.
- (b) Write the state table that is implemented by this code.