


Engr 378

Homework #8


Problems 4.7, 4.8 & 4.10

4.7 Make the necessary additions to the following state graph so that it is a proper, completely specified state graph. Demonstrate that your answer is correct. Convert the graph to a state table using 0's and 1's for inputs and outputs.



	ABC								Z
state	000	001	010	011	100	101	110	111	output
S ₀	S ₀	S ₀	S ₀	S ₀	S ₁	S ₂	S ₁	S ₂	0
S ₁	S ₁	S ₁	S ₂	S ₂	S ₁	S ₁	S ₂	S ₂	1
S ₂	S ₂	S ₁	S ₀	S ₁	S ₂	S ₁	S ₀	S ₁	1

4.8 Write synthesizable Verilog code that will generate the given waveform (W). Use a single always block. Assume that a clock with a 1 μ s period is available as an input.



Module waveform(W);

output W;

reg state, clk;

integer count

initial begin

state = 0;

count = 0;

clk = 0;

end

assign W = state;

always begin

#5 = ~clk; // 1 μ s clock period

end

...

... always @(negedge clk)

begin

case(state)

0: begin

if(count == 29) begin

count = 1;

state = 1;

end

else begin

count = count + 1;

end

end

1: begin

...

... if(count == 43) begin

count = 1;

state = 0;

end

else begin

count = count + 1;

end

end

end case

end

end module

and a start signal, St . When $St = 1$, N is loaded into the down counter, and par_in is loaded into the shift register. Then the shift register does a cycle left shift N times, and the controller returns to the start state. Assume that St is only 1 for one clock time. All operations are synchronous on the falling edge of the clock.

- A

