

Homework #4 - 2 Problems 2.21 2.2 to 2.23 2.24 2.26 2.33 2.34

Engineering 378

Farnam Adelkhani 915815724





2.24 (a) Assume $D_1 = 0$, $D_2 = 5$, and D_1 changes to 1 at time=10ns. What are the values of D_1 and D_2 after the following code has been executed once? Do the values of D_1 and D_2 swap?

End

(b) Assume D₁=0, D₂=5, and D₁ changes to 1 at time=10 ns. What are the values of D₁ and D₂ after the following code has been executed once? Do the values of D₁ and D₂ swap?

(c) How many latches will result when the following code is synthesized? Assume B is 3 bits long.

Circle the correct choice:

- i. 1 latch because 1 case is missing
- ii. 2 latches because state is 2 bits
- iii. 3 latches because B is 3 bits
- iv. 5 latches because B is 3 bits and state is 2 bits
- v. None of the above. But it results in _____ latches.

$$\bigcirc 0 = 0 \Rightarrow 0 = 5 = 0$$

$$0_2 = 5 \Rightarrow 0_2 = 1 = 5$$

Values of 0, & 02 swap

6) The statement is choclary and thes, sequential.

2.26 For the following Verilog code, assume that D changes to 1 at time 5 ns. Give the values of A, B, C, D, E, and F each time a change occurs. That is give the values at time 5 ns. 5 + Δ, 5 + 2A, and so forth. Carry this out until 20 steps have occurred, until no further change occurs, or until a repetitive pattern emerges.

```
module prob(D):
inout D;
wire A, C;
reg B,E,F,temp_D;
initial
begin
    B = 1'h0:
    F = 1'b0:
    F = 1'b0;
     temp_D = 1'b0;
end
assign C = A;
assign A = (B & !E) | D;
assign D = temp_D;
always @(A)
begin
    B = A;
end
always
begin
    wait(A)
    E <= #5 B;
     temp_D <= 1'b0;
    F <= E;
end
```

endmodule

NS+ A	Ą	В	c	٥	E	F
0	0	0	0	0	0	0
5 0	0	0	0	-	0	0
5 I	1	٥	0	-	0	0
52	ι	l	ι	1	0	0
60		١	1	0	0	0
100	ι	ι	ı	0	ι	0
101	0	ı	-	0		
102	0	Ð	٥	Ø	c	l l
0	0	0	0	0	ſ	ı
150	0	0	0	0	0	
151	δ	0	0	0	0	0

- 2.33 If A = 101, B = 011, and C = 010, what are the values of the following statements? Assume A, B, and C are of reg type. Assume as many bits as necessary for the result.
 - (a) {A,B} | {B,C}
 - **(b)** A >> 2
 - (c) A >>> 2
 - (d) $\{A, (\sim B)\} == 1111110$
- (e) A | B & C
- a concatenation $\{A,B\} = 101011$ $\{B,C\} = 011010$ or operator is performed
 - 111011

- 6 A>>2 -> 001
- (C) A>>> 2-> 111
- - (~B) = 100 ... {A, (~B)} = 101100 ≠ 111110 Not equal so result is 0
 - © A | B & C
 - B & C = (011) & (010) = 010
 - A | B&C = 101 | 010 = 111

2.34 Consider the following Verilog code:

```
module Q3(A,B,C,F,Clk,E);
input A,B,C,F,Clk;
output reg E;
reg D,G;
initial
begin
    E = 1'b0;
    D = 1'b0;
    G = 1'b0;
end
always @(posedge Clk)
begin
    D <= A & B & C;
    G \leftarrow A \& \sim B;
    E \leftarrow D \mid G \mid F;
end
endmodule
```

clk

- (a) Draw a block diagram for the circuit (no gates and at block level only).
- (b) Give the circuit generated by the preceding code (at the gate level).

