
Engr 378

Homework #8

Problems 4.7, 4.8 \$ 4.10

4.7 Make the necessary additions to the following state graph so that it is a proper, completely specified state graph. Demonstrate that your answer is correct. Convert the graph to a state table using 0's and 1's for inputs and outputs.



	ABC								Z
State	000	001	010	011	100	101	110	111	tigheo
Sa	SL	S _b	Sa	Sa	5,	Sz	21	52	0
Sı	5,	Sı	Sz	S ₂	5,	s,	Sz	52	(
Sz	S ₂	5,	So	5,	Sz	5,	5。	۶,	

4.8 Write synthesizable Verilog code that will generate the given waveform (W). Use a single always block. Assume that a clock with a 1 μs period is available as an input.

Modele wave Form (W);

outpot W;

reg state, dk;

luter count

inthal begin

state = 0;

count = 0;

alk = 0;

and

assigh W = 8tate;

always begin

5 = ~clk; // lus clock parced

end

always @ (negedge clk)
begin
case (state)

0: begin
if (count == 29) begin
count L=1;
state L=1;
end
else begin
count L= count +1;
end
end

1: begin

if (count = 43) begin count <= 1; sinte <= 0; end dise begin count <= count +1; end end case end 4.10 Write Verilog code for a shift register module that includes a 16-bit shift register, a controller, and a 4-bit down counter. The shifter can shift a variable number of bits depending on a count provided to the shifter module. Inputs to the module are a number N (indicating shift count) in the range 1 to 15, a 16-bit vector par_in, a clock,

and a start signal, St. When St = 1, N is loaded into the down counter, and $par_{_i}n$ is loaded into the shift register. Then the shift register does a cycle left shift N times, and the controller returns to the start state. Assume that St is only 1 for one clock time. All operations are synchronous on the falling edge of the clock.

- (a) Draw a block diagram of the system and define any necessary control signals.(b) Draw a state graph for the controller (two states).
- (c) Write Verilog code for the shift-register module. Use two always blocks (one for the combinational part of the circuit and one for updating the registers).

