

Engineering 378 HW #1

SFSU Fall 2016

Farnam Adellkhani 

①

1.9

Show how you can construct a T flip-flop using a J-K flip-flop.

1st Derive Excitation table for J-K Flip-Flop as practice.

Truth table

Characteristic table

Excitation Table
J-K Flip-Flop

clk	J	K	Q_{n+1}	Q_n	J	K	Q_{n+1}	Q_n	Q_{n+1}	J	K
0	x	x	Q_n	0	0	0	0	0	0	0	x
1	0	0	Q_n	0	0	1	0	0	0	1	x
1	0	1	0	0	1	0	1	0	1	x	1
1	1	0	1	0	1	1	1	0	1	x	0
1	1	1	\bar{Q}_n (toggle)	0	1	1	1	0	1	x	0
				1	0	0	1	1	1		
				1	0	1	0	1	0		
				1	1	0	1	1	1		
				1	1	1	0	1	0		

Excitation Table
T-Flip-Flop

Conversion Table
JK Flip-Flop \rightarrow T Flip-Flop

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

T input	Outputs Q_n Q_{n+1}	J-K inputs J K
0	0 0	0 x
0	1 1	x 0
1	0 1	1 x
1	1 0	x 1

K-Map

... sum of products expression
for J

$T \backslash Q_n$	0	1
0	0	x
1	1	x


J=T

for K

$T \backslash Q_n$	0	1
0	x	0
1	x	1

K=T

... So this is a T flip flop using a J-K flip flop.



(b) Show how to construct a JK flip-flop using a \overline{D} flip-flop and gates.

△ Conversion table of D-flip flop to JK flip-flop

Excitation Table

for a D flip flop

Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1


J-K inputs		Outputs		D flip-flop input
J	K	Q_n	Q_{n+1}	D
0	0	0	0	0
0	0	1	1	1
0	1	0	0	0
0	1	1	0	0
1	0	0	1	1
1	0	1	1	1
1	1	0	1	1
1	1	1	0	0

△ Deriving Sum-of Products expression for D

J \ KQ_n	00	01	11	10
0	0	1	0	0
1	1	1	0	1

$$D = \overline{J}\overline{Q}_n + \overline{K}Q_n$$

JK Flip flop using D flip flop



C Show how you can construct a D flip-flop using a JK flip-flop and gates

Conversion table of J-K flip-flop to D flip-flop

D input D	Outputs Q_n Q_{n+1}		J-K flip-flop inputs J K	
	Q_n	Q_{n+1}	J	K
0	0	0	0	X
0	1	0	X	1
1	0	1	1	X
1	1	1	X	0

Sum of products for J using K Map ... for K


D \ Q_n	0	1
0	0	X
1	1	X

$J = D$

D \ Q_n	0	1
0	X	1
1	X	0

$K = \bar{D}$

△ Construct a D flip-flop using J-K flip-flops



13. Derive a Mealy state graph and table with a minimum number of states (6 states).


X	S	V
0000	0010	0
0001	0011	0
0010	0100	0
0011	0101	0
0100	0110	0
0101	0111	0
0110	1000	0
0111	1001	0
1000	1010	0
1001	1011	0
1010	1100	0
1011	1101	0
1100	1110	0
1101	1111	0
1110	0000	1
1111	0001	1

1.13 A sequential circuit has one input (X) and two outputs (S and V). X represents a 4-bit binary number N , which is input least significant bit first. S represents a 4-bit binary number equal to $N + 2$, which is output least significant bit first. At the time the fourth input occurs, $V = 1$ if $N + 2$ is too large to be represented by 4 bits; otherwise, $V = 0$. The value of S should be the proper value, not a don't care, in both cases. The circuit always resets after the fourth bit of X has been received.


- (a) Derive a Mealy state graph and table with a minimum number of states (six states).
 (b) Try to choose a good state assignment. Realize the circuit using D flip-flops and NAND gates. Repeat using NOR gates. (Work this part by hand.)

Ⓐ

PS	NS		S V	
	x=0	x=1	x=0	x=1
S0	S1	S1	00	10
S1	S2	S3	10	00
S2	S4	S4	00	10
S3	S4	S5	10	00
S4	S0	S0	00	10
S5	S0	S0	11	01



17. Derive the state transition table and the flip-flop input equations of a counter that counts from 1 to 6 (and back to one and continues).



A \ BC				
	00	01	11	10
0	X		1	
1	1	1	X	

$$D_A = AB' + BC$$

Present State (ABC)	Next State (ABC)
000	XXX \rightarrow ABC
001	010 1
010	011 2
011	100 3
100	101 4
101	110 5
110	001 1
111	XXX

A \ BC				
	00	01	11	10
0	X	1		1
1		1	X	

$$D_B = A'C' + B'C$$

A \ BC				
	00	01	11	10
0	X			1
1	1		X	1

$$D_C = C'$$