

# Exp. 7: Iterative Circuits – Adders and Subtractors

Engineering 357 - Digital Design Lab

Fall 2015

Farnam Adelkhani

Date Experiment Performed: 10-1-2015

Date Report Submitted: 10-2-2015

## Exp. 7: Iterative Circuits – Adders and Subtractors

### **Abstract and Objective:**

This lab is an introduction to adders and subtractors in circuit logic design and more specifically how to implement and test them with Xilinx software. The lab also introduces iterative circuits and its related design techniques. Typical word lengths are in the powers of 2 and so one typically needs to design the circuit for one bit and then imply interconnect multiple copies of that same adder circuit to form a complete circuit for the word, this approach is known as iterative design. Of course, making copies of a circuit is easy when CAD software is being utilized, the experimenter will utilize it to chain several full adders together in order to create a ripple-carry adder.

This lab is also about the design of basic binary add and/or subtract circuits. An adder/subtractor circuit can be implemented from an adder circuit by the inclusion of an add/sub control signal and a XOR gate (1s complement). Inputs will be used that can be easily verified mathematically to confirm that the circuit is functioning as intended.


### **Components Used:**

- ✚ Xilinx software on PC
- ✚ The following gates/integrated circuits:
  - 3 - nand2           quad 2-input NAND
  - 3 – XOR2           quad XOR
  - Other components as needed


### **Procedures and result:**

1. The first step is to complete the pre-lab assignment before the lab class. The prelab assignment in this case required the experimenters to design a full adder circuit using as few logic gates as possible. The circuit that was designed is shown on the next page...

# Δ Prelab for Exp. #7




pre lab ok.



Our full adder was approved (see arrow above).

- Next step is to construct and implement the full adder circuit that has been designed during the prelab, in Xilinx. Which just requires creating a project and


placing the components and wires on the given area. Our adder circuit in Xilinx is pictured below:



The above circuit was simulated and found to be functional.

3. The next step in this lab is to make four copies of the full adder and interconnect them into a 4-stage ripple adder. The experimenters will test the ripple adder by experimentally completing a table where the inputs can easily be used to confirm the given output in Xilinx is correct. The multi stage ripple adder is shown on the next page in Xilinx:







```

36  SIGNAL Co  = STD_LOGIC;
37
38  BEGIN
39
40  UUT: EXPT_5CM PORT MAP (
41    A  => A,
42    B  => B,
43    Cl => Cl,
44    S  => S,
45    Co => Co
46  );
47
48  -- *** Test Bench - User Defined Section ***
49  tb : PROCESS
50  BEGIN
51    A <= '0';
52    B <= '0';
53    Cl <= '0';
54    wait for 20ns;
55    A <= '0';
56    B <= '0';
57    Cl <= '1';
58    wait for 20ns;
59    A <= '0';
60    B <= '1';
61    Cl <= '0';
62    wait for 20ns;
63    A <= '0';
64    B <= '1';
65    Cl <= '1';
66    wait for 20ns;
67    A <= '1';
68    B <= '0';
69    Cl <= '0';
70    wait for 20ns;
71    A <= '1';
72    B <= '0';
73    Cl <= '1';
74    wait for 20ns;
75    A <= '1';
76    B <= '1';
77    Cl <= '0';
78    wait for 20ns;
79    A <= '1';
80    B <= '1';
81    Cl <= '1';
82    wait for 20ns;
83  END PROCESS;
84  -- *** End Test Bench - User Defined Section ***
85
86  END;

```





### V. LABORATORY WORK.

1. Using the schematic capture software construct a full adder as designed in the PRE-LAB. Simulate the circuit to make sure that it is performing all desired functions.
2. Make four copies of the full adder and interconnect them into a 4-stage ripple adder. Experimentally complete the table below. The result is formed by the carry output of the most significant stage and the four sum outputs of the FAs (so there are a total of 5 bits). What should be applied to the carry input ( $C_0$ ) of the least significant FA?

operand 1	operand 2	result
1010	0101	1111
1111	0001	0000
1111	0000	1111
0000	0000	0000
1100	0111	0011
0011	0101	0100

1111  
 1111  
 0001  
 10000  
 1100  
 0111  
 10011  
 111  
 6011  
 0101  
 1000

3. The adder circuit can be made into an adder/subtractor by inclusion of an add/sub control signal and a 1's complementer (XOR gates). A simplified block diagram of this circuit is shown below:






Fig. 7-3. A simplified block diagram of an adder/subtractor

4. The adder circuit can also be made into an adder/subtractor by inclusion of an add/sub control signal and a XOR gate. This circuit was designed and then implementing using the full adder ripple schematics that had already been drawn up. The user implements an XOR gate at each B input with only the first carry bit also feeding into the XOR gate. Every gate thereafter will have the same original carry in value while using the next series of B values. The diagram designed is shown below:







7-4 Experiment 7

4. Experimentally complete the table shown below. Make sure to include the final carry output (C<sub>o</sub>) in the result.

operation	operand 1	operand 2	result
sub	1010	0101	0101
sub	0000	0001	11101
sub	0000	1111	01111
sub	1111	0000	01111
add	1101	0111	10100
sub	1011	0111	010100
add	1111	0101	01010

Demonstrate the operations of your adder/subtractor circuit to the lab instructor.

Instructor's signature: [Signature] Date: 10/01/15

VI. POST-LAB

Write a report summarizing your experience with this experiment, lessons learned, and say other comments you may have. Make sure to include the originals of all schematic and simulation printouts.

58

```

56 BEGIN
57
58 UUT: lab7_schl PORT MAP(
59     A3 -> A3,
60     B3 -> B3,
61     S -> S,
62     Co -> Co,
63     A2 -> A2,
64     B2 -> B2,
65     S2 -> S2,
66     A1 -> A1,
67     S1 -> S1,
68     A0 -> A0,
69     Cin -> Cin,
70     S0 -> S0,
71     B0 -> B0,
72     B1 -> B1
73 ),
74
75 --- *** Test Bench - User Defined Section ***
76 tb : PROCESS
77 BEGIN
78
79     A0 <='0';
80     A1 <='1';
81     A2 <='0';
82     A3 <='1';
83     B0 <='1';
84     B1 <='0';
85     B2 <='1';
86     B3 <='0';
87     Cin <='1';
88     wait for 20ns;
89
90     A0 <='0';
91     A1 <='0';
92     A2 <='0';
93     A3 <='0';
94     B0 <='1';
95     B1 <='0';
96     B2 <='0';
97     B3 <='0';
98     Cin <='1';
99     wait for 20ns;
100
101     A0 <='0';
102     A1 <='0';
103     A2 <='0';
104     A3 <='0';
105     B0 <='1';
106     B1 <='1';
107     B2 <='1';
108     B3 <='1';
109     Cin <='1';
110     wait for 20ns;
111

```

## **Conclusion and Summary:**

Now the experimenters have gained familiarity with adder circuit and ripple circuit design while also learning to implement our circuit to perform as an adder/subtractor. It is useful to be given data points that can be confirmed by hand in order to confirm our system is working as expected. There are often issues that arise in the Xilinx software itself. You might assume a 10 gb program is free of bugs but not so by any means. Often the best fix is to save the circuit and reload it. I do have some concern that these software issues with Xilinx may become overbearing as a problem once the circuit is much more complex. It is important and vital that the user are gaining familiarity with the Xilinx design suite.