#### To set

Example: The  ${f or}$  operation to set bits 1 and 0 of a register.

The other six bits remain constant.

#define GPIO\_PORTD\_DIR\_R (\*((volatile unsigned long\*) 0x40007400))
GPIO\_PORTD\_DIR\_R |= 0x03; // PD1,PD0 outputs

### Assembly:

LDR	RO,	=GPIO_	PORTD	DIR_R						
LDR	R1,	[R0]	;	read previous value						
ORR	R1,	R1,#0x	:03 ;	set bits 0 and 1						
STR	R1,	[R0]	;	updat	e					
	c <sub>7</sub> value o	c <sub>6</sub> of R1	<b>c</b> <sub>5</sub>	C <sub>4</sub>	c <sub>3</sub>	$\mathbf{c}_2$	<b>c</b> <sub>1</sub>	C <sub>0</sub>		
	0	0	0	0	0	0	1	1		
	0 <b>x</b> 03	constan	t							
	C <sub>7</sub>	C <sub>6</sub>	C <sub>5</sub>	C <sub>4</sub>	C <sub>3</sub>	C <sub>2</sub>	1	1		

### To toggle

The **exclusive or** operation can also be used to toggle bits.

#define GPIO\_PORTD\_DATA\_R (\*((volatile unsigned long\*) 0x400073FC))

GPIO\_PORTD\_DATA\_R ^= 0x80; /\* toggle PD7 \*/

#### Assembly:

#### Read-Modify-Write Sequence

```
LDR RO, = GPIO PORTD DATA R
LDR R1, [R0]
                     ; read port D
EOR R1,R1,#0x80 ; toggle bit 7
                     ; update
STR R1, [R0]
               b_4
b, b6
         bs
                    ba
                          b
                                b
                                      bo
                                            value of R1
 1 0
                                      0 0x80 constant
                                      b<sub>0</sub> result of the EOR
~b7 b6
```

## **Delay Function**

- SysCtlDelay() is a loop timer provided in TivaWare.
- The count parameter is the loop count, not the actual delay in clock cycles. Each loop is 3 CPU cycles.

#include "driverlib/sysctl.h"

SysCtlDelay(2000000); //2000000 loops, each loop // takes 3 CPU cycles

#### Disassembly:

LDR r0, [PC, #44]

SysCtlDelay:

SUBS r0, r0, #0x01 ; take 1 cycle
BNE SysCtlDelay ; take 2 cycles

#### **TM4C Clock Sources**

- Precision Internal Oscillator (PIOSC)
  - Default clock
  - ■16 MHz +- 1%
- Main Oscillator (MOSC)
  - provides precise, stable clock source
  - ■5 MHz 25 MHz
- Low-Frequency Internal Oscillator (LFIOSC)
  - Only used during Deep-Sleep mode
  - ■30 KHz

### Hibernate module Clock Source

■32. 768 KHz oscillator for Hibernate mode

#### To clear

The bit clear operation can be used to clear bits.

#define GPIO\_PORTE\_AMSEL\_R (\*((volatile unsigned long\*) 0x40024528))

GPIO\_PORTE\_AMSEL\_R &= ~0x02; /\* clear PE1 \*/

#### Assembly:

# **Bit-Specific Addressing**

 If we are interested in bit 2 of Port F (assume initial value on port F is 0x13)

#define PF2 (\*((volatile unsigned long \*)0x40025010))

PF2 = 0x04; // make PF2 high, other bits will not be modified

Data = PF2; // data = 0x04, only PF2 will be returned, other


//bits will be 0

#### Address Offset used to specify individual data port bits

If we wish to access bit	Constant	
7	0x0200	
6	0x0100	
5	0x0080	
4	0x0040	
3	0x0020	
2	0x0010	
1	0x0008	
0	0x0004	18

### **Clock Control**

- Default system clock: 16 MHz ± 1%
- PLL (Phase-Lock-Loop) allows us to speed up or slow down the clock



### **Clock Control**

- Default system clock: 16 MHz ± 1%
- PLL (Phase-Lock-Loop) allows us to speed up or slow down the clock

#include "driverlib/sysctl.h"

SysCtlClockSet(SYSCTL\_SYSDIV\_5|SYSCTL\_USE\_PLL|
SYSCTL\_XTAL\_16MHZ|SYSCTL\_OSC\_MAIN);

SYSCTL\_SYSDIV\_x determines the system clock

System clock = 400 MHz/2/x

### **Clock Setup**

# Configure the system clock to? MHz

**SysCtlClockSet**(SYSCTL\_SYSDIV\_5|SYSCTL\_USE\_PLL|SYSCTL\_XTAL\_16MHZ|SYSCTL\_OSC\_MAIN);

**SYSCTL\_SYSDIV\_5:** SYSCTL\_SYSDIV\_1, SYSCTL\_SYSDIV\_2, SYSCTL\_SYSDIV\_3, ...

**SYSCTL\_USE\_PLL:** SYSCTL\_USE\_PLL, SYSCTL\_USE\_OSC.


SYSCTL\_XTAL\_16MHZ: SYSCTL\_XTAL\_4MHZ,
SYSCTL\_XTAL\_4\_09MHZ, SYSCTL\_XTAL\_4\_91MHZ,...

SYSCTL\_OSC\_MAIN: SYSCTL\_OSC\_MAIN, SYSCTL\_OSC\_INT, SYSCTL\_OSC\_INT30, ...

d

dd

## **TM4C 123 Memory Address Space**



# Cortex-M4 Interrupts (Table 2.9 Data Sheet)

Control unit

IR

Processor

Microcontroller

Registers

Description	Vector Address or Offset	Interrupt Number (Bit in Interrupt Registers)	0-15	
Processor exceptions	0x0000.0000 - 0x0000.003C	-		
GPIO Port A	0x0000.0040	0	16	
GPIO Port B	0x0000.0044	1	17	
GPIO Port C	0x0000.0048	2	18	
GPIO Port D	0x0000.004C	3	19	
GPIO Port E	0x0000.0050	4	20	
UARTO	0x0000.0054	5	21 5	
UART1	0x0000.0058	6	22	
SSIO	0x0000.005C	7	23 24 25	
I <sup>2</sup> C0	0x0000.0060	8		
PWM0 Fault	0x0000.0064	9		
PWM0 Generator 0	0x0000.0068	10	26 10	
PWM0 Generator 1	0x0000.006C	11	27 11	
PWM0 Generator 2	0x0000.0070	12	28 12	
QEI0	0x0000.0074	13	29	
ADC0 Sequence 0	0x0000.0078	14	30	

# **Cortex-M4 Interrupts (Table 2.9 Data Sheet)**

- Vector Address: points to the memory location that stores the beginning address of ISR
- Vector Number (ISR\_NUMBER): Will be stored in IPSR during context switch
- Interrupt Number (IRQ Number): Bit in interrupt registers

# **NVIC Interrupt Enable Registers**

- Five enable registers NVIC\_ENO\_R through NVIC\_EN4\_R.
- The 32 bits in NVIC\_ENO\_R control the IRQ numbers 0 to 31
- The 32 bits in NVIC\_EN1\_R control the IRQ numbers 32 to 63

Address	31	30	29-7	6	5	4	3	2	1	0	Name
0xE000E100	G	F		UART1	UART0	Е	D	С	В	A	NVIC_EN0_R
0xE000E104									UART2	H	NVIC_EN1_R

# **Interrupt Conditions**

ARM Cortex M4 Harvard Architecture

Bus interface unit

ALU

Internal

peripherals

Instructions Flash ROM

ARM® Cortex™-M

➤ ICode bus
➤ DCode bus

Advanced High-perf

DCode bus

System bus

Private peripheral bus Advanced high-performance bus

System bus

ports

Output

25

- Four conditions must be true simultaneously for an interrupt to occur:
- 1.NVIC enable (device specific)
- **2.Arm**: control bit for each possible source is set
- **3.Enable:** interrupts globally enabled (I=0 in PRIMASK)
- 4.Trigger: hardware action sets source-specific flag
- Interrupt remains pending if trigger is set but any other condition is not true
  - Interrupt serviced once all conditions become true

# Priority Registers on the NVIC

#### NVIC\_PRIx\_R

- Each priority register contains an 8-bit priority field for four devices.
- Only the top three bits of the 8-bit field are used.
   0-7

Address	31 – 29	23 – 21	15 - 13	7 – 5	Name
0xE000E400	GPIO Port D	GPIO Port C	GPIO Port B	GPIO Port A	NVIC_PRI0_R
0xE000E404	SSI0, Rx Tx	UART1, Rx Tx	UARTO, Rx Tx	GPIO Port E	NVIC_PRI1_R
0xE000E408	PWM Gen 1	PWM Gen 0	PWM Fault	I2C0	NVIC_PRI2_R
0xE000E40C	ADC Seq 1	ADC Seq 0	Quad Encoder	PWM Gen 2	NVIC_PRI3_R
0xE000E410	Timer 0A	Watchdog	ADC Seq 3	ADC Seq 2	NVIC_PRI4_R
0xE000E414	Timer 2A	Timer 1B	Timer 1A	Timer 0B	NVIC_PRI5_R
0xE000E418	Comp 2	Comp 1	Comp 0	Timer 2B	NVIC_PRI6_R
0xE000E41C	GPIO Port G	GPIO Port F	Flash Control	System Control	NVIC_PRI7_R
0xE000E420	Timer 3A	SSI1, Rx Tx	UART2, Rx Tx	GPIO Port H	NVIC_PRI8_R
0xE000E424	CAN0	Quad Encoder 1	I2C1	Timer 3B	NVIC_PRI9_R
0xE000E428	Hibernate	Ethernet	CAN2	CAN1	NVIC_PRI10_R
0xE000E42C	uDMA Error	uDMA Soft Tfr	PWM Gen 3	USB0	NVIC_PRI11_R
0xE000ED20	SysTick	PendSV		Debug	NVIC_SYS_PRI3_R