

# Design and Implementation of a Multistage BJT Audio Power Amplifier

## ***Table of Contents***

---

<b>1. Objective:</b> .....	<b>3</b>
<b>2. Design Methodology:</b> .....	<b>3</b>
<b>3. Design and Analysis:</b> .....	<b>6</b>
Whole Circuit picture:.....	6
Small Equivalent Circuit:.....	6
Input Stage.....	9
Gain Stage:.....	12
For the First CE amplifier circuit:.....	13
For the second CE amplifier circuit.....	16
Output Stage:.....	19
First CC amplifier Circuit:.....	19
Second CC amplifier Circuit:.....	21
<b>4. Verification of the Designed Circuit:</b> .....	<b>23</b>
Verification of the overall Gain,.....	23
Verification of DC Biasing Circuits,.....	24
Input Stage:.....	24
Gain stage.....	27
Output stage:.....	29
<b>5. Corrections and Modifications.....</b>	<b>30</b>
<b>6. The Complete Circuit Diagram.....</b>	<b>31</b>
<b>7. Comments:.....</b>	<b>32</b>
<b>Conclusion:.....</b>	<b>32</b>

## 1. Objective:

The objective of this project is to design and build a multistage BJT amplifier that can deliver an average power of 100 mW to a  $12\ \Omega$  loudspeaker by amplifying a low-level microphone signal (10 mV). The amplifier must be built with discrete transistor stages and designed to meet the specifications for proper biasing, impedance matching, voltage gain, and current drive capability. The design emphasizes the use of an appropriate configuration, accurate biasing networks, and coupling parts to ensure that the amplifier achieves the desired gain while retaining signal integrity, low distortion, and stable operation.

## 2. Design Methodology:

The proposed multistage amplifier is built on a Common-Collector (CC)-Common-Emitter (CE)-Common-Collector (CC)-Common-Collector (CC) topology. This configuration meets the requirements for high input impedance, sufficient voltage gain, and adequate current delivery to a low-impedance load ( $12\ \Omega$  speaker).

The input stage is implemented with a common-collector amplifier, which has a very high input resistance and nearly unity voltage gain. This prevents the amplifier from overloading the microphone source ( $10\ k\Omega$  resistance) while providing current gain and level-shifting to bias the next CE stage. The CC stage also separates the signal source from the rest of the circuit, enhancing overall input matching and stability.

The output average power is given as 100mW, and the output resistance is  $12\Omega$ . In order to calculate the output voltage, we will use this formula for power.

$$P = V_{rms} I_{rms}$$

$$= \frac{V_{rms}^2}{R}$$

$$\therefore V_{rms} = \sqrt{P R}$$

$$= \sqrt{100 \times 10^{-3} \times 12}$$

$$= 1.095$$

$$\therefore V_{rms} \approx 1.1V$$

This is the output RMS value of the voltage.

At the input side, the peak-to-peak voltage  $V_{pk-pk} = 10mV$ .

$$\therefore V_{rms} = \frac{V_{pk-pk}}{2\sqrt{2}}$$

$$= \frac{10m}{2\sqrt{2}}$$

$$= 3.53mV$$

$$\therefore \text{Gain } A_v = \frac{1.1}{3.53m} = 311.615 \text{ V/V}$$

Therefore, we must design the amplifier to achieve a 311.615 V/V gain.

For  $\beta$ , we have used  $21321007 = 2+1+3+2+1+0+0+7 = 16 \times 10 = 160$

So,  $\beta = 160$

$$\alpha = \frac{160}{160+1} = 0.99$$

The common-emitter amplifier is the primary gain stage in the design. Since the surrounding CC stages have near-unity gain, this CE stage must provide almost all of the voltage gain. To achieve the required overall amplifier gain of approximately **311**, the CE stage was designed with a carefully selected collector resistor, bias current, and partially bypassed emitter resistor. The collector bias current was set to 1-2 mA to achieve a balance of high transconductance, acceptable power dissipation, and stable small-signal parameters. A small unbypassed emitter resistance ensures DC stability and linearity, while the remaining emitter resistance is bypassed with a large capacitor to maximise AC gain.


At the output, two additional common-collector stages are used in cascade (Darlington configuration). These stages offer high current gain and low output resistance, enabling the amplifier to drive a  $12 \Omega$  speaker load efficiently. The output pair's quiescent bias current was chosen between 10 and 30 mA to reduce crossover distortion while maintaining thermal safety. Small emitter resistors are used in the output transistors to improve current sharing and thermal stability.

To reduce bias sensitivity to transistor  $\beta$  variations, resistive voltage-divider networks are used to bias all transistors. Divider currents are at least ten times the base currents. The supply voltage was set to 15 V to allow for a voltage swing at the output. Inter-stage coupling capacitors are used to block DC offsets while passing the required AC signal.

The CC–CE–CC–CC arrangement provides an effective compromise between gain, input/output impedance requirements, and load-driving capability. The input CC ensures high input resistance and signal integrity, the CE stage delivers the required voltage amplification, and the two CC stages at the output provide sufficient current gain and impedance matching to the low-resistance load. This systematic approach ensures that the amplifier achieves the specified performance while maintaining bias stability, low distortion, and reliable operation under the given design constraints.


### 3. Design and Analysis:

**Whole Circuit picture:**



**Figure:** Whole circuit diagram

**Small Equivalent Circuit:**



**Figure:** AC equivalent circuit diagram

Whole Circuit input and output Resistance

<b>Input Resistance</b>	<b>Output Resistance</b>
$R_{i_5} = r_{\pi_5} + (\beta + 1) R_L$	$R_{o_5} = r_{e_5} + \frac{R_{o_4}}{(\beta+1)}$
$R_{i_4} = r_{\pi_4} + (\beta + 1) R_{i_5}$ $= r_{\pi_4} + (\beta + 1) r_{\pi_5} + (\beta + 1) R_L$	$R_{o_4} = r_{e_5} + \frac{R_{o_4}}{(\beta+1)}$
$R_{i_3} = r_{\pi_3}$	$R_{o_3} = r_{o_3}$
$R_{i_2} = r_{\pi_2}$	$R_{o_2} = r_{o_2}$
$R_{i_1} = r_{\pi_1} + (\beta + 1) R_{i_2}$ $= r_{\pi_1} + (\beta + 1) r_{\pi_2}$	$R_{o_1} = r_{e_1} + \frac{R_s}{(\beta+1)}$

**Let's assume,**

For all Common Collector configurations,

$$I_C = 1mA$$

$$I_B = \frac{I_C}{\beta} = \frac{1m}{160} = 6.25 \times 10^{-6} = 6.25\mu A$$

$$I_C = I_E$$

So,

$$\begin{aligned} r_e &= \frac{V_T}{I_C} & r_o &= \frac{V_A}{I_C} \\ &= \frac{25m}{1m} & &= \frac{100}{1m} \\ &= 25\Omega & &= 100000\Omega \\ &= 0.04 & &= 100k\Omega \end{aligned}$$

$$\begin{aligned} g_m &= \frac{I_C}{V_T} \\ &= \frac{1m}{25m} \\ &= 0.04 \end{aligned}$$

For all Common Emitter configurations,

$$I_C = 0.2mA$$

$$g_m = \frac{I_C}{V_T} = \frac{0.2m}{25m} = 0.008$$

$$r_{o_3} = \frac{V_A}{I_C} = \frac{100}{0.2m} = 500k$$

So, resistance calculations are,

<b>Input Resistance</b>	<b>Output Resistance</b>
$R_{i_1} = r_{\pi_1} + (\beta + 1)r_{\pi_2}$ $= \frac{25 \times 10^{-3}}{6.25 \times 10^{-6}} + (160+1) \frac{25 \times 10^{-3}}{6.25 \times 10^{-6}}$ $= 648000\Omega$ $= 648k\Omega$	$R_{o_1} = r_{e_1} + \frac{R_s}{(\beta+1)}$ $= 25 + \frac{10 \times 10^3}{(160+1)}$ $= 87.11\Omega$
$R_{i_2} = r_{\pi_2}$ $= \frac{25 \times 10^{-3}}{6.25 \times 10^{-6}}$ $= 4000\Omega$ $= 4k\Omega$	$R_{o_2} = r_{o_2}$ $= 100k\Omega$
$R_{i_3} = r_{\pi_3}$ $= \frac{25 \times 10^{-3}}{6.25 \times 10^{-6}}$ $= 4000\Omega$ $= 4k\Omega$	$R_{o_3} = r_{o_3}$ $= 100k\Omega$
$R_{i_4} = r_{\pi_4} + (\beta + 1) R_{i_5}$ $= \frac{25 \times 10^{-3}}{6.25 \times 10^{-6}} + (160+1) \times 5932 \Omega$ $= 959052\Omega \approx 960k\Omega$	$R_{o_4} = r_{e_5} + \frac{R_{o_3}}{(\beta+1)}$ $= 25 + \frac{100 \times 10^3}{(160+1)}$ $= 646.11\Omega$
$R_{i_5} = r_{\pi_5} + (\beta + 1) R_L$ $= \frac{V_T}{I_B} + (160 + 1)12$	$R_{o_5} = r_{e_5} + \frac{R_{o_4}}{(\beta+1)}$

$$\begin{aligned}
 &= \frac{25 \times 10^{-3}}{6.25 \times 10^{-6}} + (160 + 1)12 \\
 &= 5932 \Omega \approx 5.9k\Omega \\
 &= 25 + \frac{646.11}{(160+1)} \\
 &= 29.01\Omega
 \end{aligned}$$


For the input stage, we use a common collector amplifier. A common collector amplifier has the highest input resistance among all the configurations, and it has a unity voltage gain.

Now, if we want to go for a stage-by-stage calculation, for the input stage, we used a common collector amplifier configuration as it has the highest input resistance among all the other configurations, and the voltage gain is almost unity, so it will not affect the overall gain of the entire circuit.

## Input Stage

For input single-stage CC,

For Common Collector Amplifiers, the voltage gain is unity or  $\sim 1$ .  
DC analysis,



**Figure:** DC biasing Circuit for CC configuration.

Let us assume,  $I_C = 1\text{mA}$

$$\therefore I_E = \frac{I_C}{\alpha} = \frac{1m}{0.9937} = 1.00625 \text{ mA}$$

As a rule of thumb,  $V_E = \frac{1}{2} V_{CC} = 7.5V$

So,

$$V_C = V_E + 0.7 = 8.2$$

$$\therefore R_E = \frac{V_E}{I_E} = \frac{7.5}{1m} = 7.5k\Omega$$

$$\text{Base Current } I_B = \frac{I_c}{\beta}$$

$$\begin{aligned} I_B &= \frac{1m}{160} \\ &= 6.25\mu A \end{aligned}$$

Make divider current  $\approx 10 \times I_B$  for stiffness  $\rightarrow I_{div} \approx 62.5 \mu A$

So,

$$\begin{aligned} \text{Total divider resistance: } R_{total} &= \frac{V_{CC}}{I_{div}} \\ &= \frac{15V}{62.5 \mu A} = 240k\Omega \end{aligned}$$


Then,

$$\begin{aligned} R_2 &= \frac{V_B}{V_{CC}} \times R_{total} \\ &= \frac{8.2}{15} \times 240k \\ &= 131200\Omega \\ &\approx 131k\Omega \end{aligned}$$

$$\begin{aligned} R_1 &= R_{total} - R_2 \\ &= 240k - 131k \\ &= 109k\Omega \end{aligned}$$

Now we observe the AC parameters value, which are dependent on the DC components.

Small Signal



**Figure:** AC Equivalent Circuit for CC configuration.

$$\begin{aligned}
 \text{Input Resistance, } R_i &= (\beta+1)(r_e + R_L) \\
 &= (\beta+1)r_e + (\beta+1)R_L \\
 &= r_\pi + (\beta+1)R_L
 \end{aligned}$$

$$\text{Output Resistance, } R_o = r_e + \frac{R_s}{(\beta+1)}$$

Here,  $\frac{R_s}{(\beta+1)} = \sim \Omega$ , is the region of a few ohms only, and  $r_e$  is also very small, so the total output resistance is very low.

### Calculations with the given value

$$\text{Voltage Gain, } A_v = \frac{V_o}{V_S} = \frac{V_o}{V_b} \cdot \frac{V_b}{V_S}$$

Here,

$$V_b = i_e (r_e + R_L)$$

$$V_o = i_o R_L = i_e R_L$$

$$\frac{V_o}{V_b} = \frac{i_e R_L}{i_e (r_e + R_L)} = \frac{R_L}{r_e + R_L}$$

$$\frac{V_b}{V_s} = \frac{R_i}{R_i + R_S} \quad [\text{Using Voltage Division Rule}]$$

$$\begin{aligned}\therefore A_{vi} &= \frac{V_o}{V_b} \cdot \frac{V_b}{V_S} = \frac{R_L}{r_e + R_L} \cdot \frac{R_i}{R_i + R_S} \\ &= \frac{R_{i_5}}{r_{e_5} + R_{i_5}} \cdot \frac{R_i}{R_i + R_S} \\ &= \frac{4000}{25 + 4000} \cdot \frac{648k}{648k + 10k} \\ &= 0.99 \cdot 0.98 = 0.97 < 1\end{aligned}$$

### **Gain Stage:**

We are using two CE amplifiers in the gain part. Let's do a single-stage CE amplifier breakdown first.

Our expected gain is around 311.

It is very hard to get this much gain from a single-stage amplifier, so we are using two CE stages

So,  $A_v$  for each CE would be,

$$A_v = \sqrt{311} = 17.63 \approx 18$$

$$\begin{aligned}\text{We know for CE gain. } A_v &= - g_{m_1}(r_o || R_L) \\ &= - g_{m_1}(R_L) \quad [r_o \gg R_L]\end{aligned}$$

So,

$$18 = - g_{m_1}(R_L)$$

In our case,  $R_L$  of the first CE amplifier is  $R_{i_3}$ . From the previous calculation. We got

$$R_{i_3} = 4k\Omega$$

So,

$$18 = - g_{m_1}(R_{i_3})$$

$$18 = - \frac{I_C}{V_T} (4000)$$

$$4.55 \times 10^{-3} = \frac{I_C}{25 \times 10^{-3}}$$

$$I_C = 0.14\text{mA}$$

So, let's assume  $I_C = 0.2\text{mA}$


### For the First CE amplifier circuit:

AC Equivalent Circuit of 1st CE amplifier,  
Here,

$$I_C = 0.2\text{mA}$$

$$g_m = \frac{I_C}{V_T} = \frac{0.2m}{25m} = 0.008$$

$$r_{o_3} = \frac{V_A}{I_C} = \frac{100}{0.2m} = 500k$$



Input Resistance,  $R_i = r_\pi$

Output Resistance,  $R_o = r_o$

$$\text{Voltage Gain, } A_v = \frac{V_o}{V_s} = \frac{V_o}{V_b} \cdot \frac{V_b}{V_s}$$

Here,

$$V_b = v_{be}$$

$$V_o = -g_m v_{be} (r_o \parallel R_L)$$

$$\frac{V_o}{V_b} = \frac{-g_m v_{be} (r_o \parallel R_L)}{v_{be}} = -g_m (r_o \parallel R_L)$$

$$\frac{V_b}{V_s} = \frac{r_\pi}{r_\pi + R_S} \quad [\text{Using Voltage Division Rule}]$$

$$\therefore A_v = \frac{V_o}{V_b} \cdot \frac{V_b}{V_s} = -g_m(r_o \parallel R_L) \cdot \frac{r_\pi}{r_\pi + R_S}$$

### Calculations with the given value

$$A_{vg1} = \frac{V_o}{V_b} \cdot \frac{V_b}{V_s} = -g_m(r_o \parallel R_L) \cdot \frac{r_\pi}{r_\pi + R_S}$$

$$= -g_m(r_o \parallel R_L) \left[ \frac{r_\pi}{r_\pi + R_S} \text{ is nothing but attenuation} \right]$$

So, in the gain stage first CE amplifier.

$$\frac{V_{b_3}}{V_2} = -g_{m_1}(r_{o_3} \parallel R_{i_3})$$

Here,

$$I_c = 0.20 \text{mA}$$


$$g_m = 0.008$$

$$r_{o_2} = 500k\Omega$$

So,

$$\begin{aligned} \frac{V_{b_3}}{V_{b_2}} &= -g_{m_2}(r_{o_2} \parallel R_{i_2}) \\ &= -0.008 R_{i_2} \quad (r_{o_2} \gg R_{i_2}) \\ &= -0.008 \times 4k \\ &= -32 \end{aligned}$$

### DC biasing of Common Emitter Amplifier,



Here,

$$V_{CC} = 15V$$

$$I_C = 0.2mA$$

$$\beta = 160$$

From the AC equivalent circuit we got,

$$|Av| = 32$$

Approximate CE amplifier gain  $Av = -g_m(R_c)$

$$R_c = \frac{32}{g_m} = 4k$$

$$V_{RC} = IC \cdot RC = 0.2mA \times 4k\Omega = 0.8V$$

So,

$$V_c = V_{CC} - V_{RC} = 15 - 0.8 = 14.2V$$

$$VE \approx 14.2 - 7.5 = 6.7V$$

$$R_E = \frac{V_E}{I_E} \approx \frac{6.7}{0.2m} \approx 33.5k\Omega$$

Now,

$$V_B = V_E + 0.7 = 6.7 + 0.7 \\ = 7.4V$$

$$I_B = \frac{I_C}{\beta} \\ = \frac{0.2m}{160} \\ = 1.25\mu A$$

We take the *Take divider current*  $\approx 10 \times I_B = 12.5 \mu A$ .

$$R_{th} = \frac{V_{cc}}{I_{div}} = \frac{15}{12.5 \times 10^{-6}}$$

$$= 1.2 M\Omega$$

$$R_2 = \frac{V_B}{V_{cc}} R_{th} = 592 k\Omega$$

$$R_1 = R_{th} - R_2 = 1.2M - 592k \approx 608 k\Omega$$

### For the second CE amplifier circuit


AC Equivalent Circuit,

Here,

$$I_C = 0.2mA$$

$$g_m = \frac{I_c}{V_T} = \frac{0.2m}{25m} = 0.008$$

$$r_{o_3} = \frac{V_A}{I_C} = \frac{100}{0.2m} = 500k$$



Input Resistance,  $R_i = r_\pi$

Output Resistance,  $R_o = r_o$

$$\text{Voltage Gain, } A_v = \frac{V_o}{V_s} = \frac{V_o}{V_b} \cdot \frac{V_b}{V_s}$$

Here,

$$V_b = v_{be}$$

$$V_o = -g_m v_{be}(r_o \parallel R_L)$$

$$\frac{V_o}{V_b} = \frac{-g_m v_{be}(r_o \parallel R_L)}{v_{be}} = -g_m(r_o \parallel R_L)$$

$$\frac{V_b}{V_s} = \frac{r_\pi}{r_\pi + R_S} \quad [\text{Using Voltage Division Rule}]$$

$$\therefore A_v = \frac{V_o}{V_b} \cdot \frac{V_b}{V_s} = -g_m(r_o \parallel R_L) \cdot \frac{r_\pi}{r_\pi + R_S}$$

**Calculations with the given value**

$$\begin{aligned} A_{vg2} &= \frac{V_o}{V_b} \cdot \frac{V_b}{V_s} = -g_m(r_o \parallel R_L) \cdot \frac{r_\pi}{r_\pi + R_S} \\ &= -g_m(r_o \parallel R_L) \left[ \frac{r_\pi}{r_\pi + R_S} \text{ is nothing but attenuation} \right] \end{aligned}$$

So, in the gain stage first CE amplifier.

$$\frac{V_{b_4}}{V_{b_3}} = -g_{m_1}(r_{o_3} \parallel R_{i_3})$$

Here,

$$I_c = 0.20 \text{mA}$$


$$g_m = 0.008$$

$$r_{o_3} = 500k\Omega$$

So,

$$\begin{aligned} \frac{V_{b_4}}{V_{b_3}} &= -g_{m_1}(r_{o_3} \parallel R_{i_3}) \\ &= -0.008 R_{i_3} \quad (r_{o_3} \gg R_{i_3}) \\ &= -0.008 \times 4k \\ &= -32 \end{aligned}$$

### DC biasing of Common Emitter Amplifier,



Here,

$$V_{CC} = 15V$$

$$I_C = 0.2mA$$

$$\beta = 160$$

From the AC equivalent circuit we got,

$$|Av| = 32$$

Approximate CE amplifier gain  $Av = -g_m(R_c)$

$$R_c = \frac{32}{g_m} = 4k$$

$$V_{RC} = IC \cdot RC = 0.2mA \times 4k\Omega = 0.8V$$

So,

$$V_c = V_{CC} - V_{RC} = 15 - 0.8 = 14.2V$$

$$VE \approx 14.2 - 7.5 = 6.7V$$

$$R_E = \frac{V_E}{I_E} \approx \frac{6.7}{0.2m} \approx 33.5k\Omega$$

Now,

$$V_B = V_E + 0.7 = 6.7 + 0.7 \\ = 7.4V$$

$$I_B = \frac{I_C}{\beta} \\ = \frac{0.2m}{160} \\ = 1.25\mu A$$

We take the *Take divider current*  $\approx 10 \times I_B = 12.5 \mu A$ .

$$R_{th} = \frac{V_{cc}}{I_{div}} = \frac{15}{12.5 \times 10^{-6}}$$

$$= 1.2 M\Omega$$

$$R_2 = \frac{V_B}{V_{cc}} R_{th} = 592 k\Omega$$

$$R_1 = R_{th} - R_2 = 1.2M - 592k \\ \approx 608 k\Omega$$

### Output Stage:

We are using two CC amplifiers in the output. Same as the input stage, let us assume  $I_C = 1mA$


$$\therefore I_E = \frac{I_C}{\alpha} = \frac{1m}{0.9937} = 1.00625 mA$$

So, the DC biasing Circuit for the output stage will be the same as before (input Stage).

So,

### First CC amplifier Circuit:

#### AC equivalent Circuit:



**Figure:** AC Equivalent Circuit for CC configuration.

$$\text{Input Resistance, } R_i = (\beta+1)(r_e + R_L)$$

$$\begin{aligned}
R_{i_4} &= r_{\pi_4} + (\beta + 1) R_{i_5} \\
&= \frac{25 \times 10^{-3}}{6.25 \times 10^{-6}} + (160+1) \times 5932 \Omega \\
&= 959052 \Omega \approx 960 k\Omega
\end{aligned}$$

Output Resistance,  $R_o = r_e + \frac{R_s}{(\beta+1)}$

$$\begin{aligned}
R_{o_4} &= r_{e_5} + \frac{R_{o_3}}{(\beta+1)} \\
&= 25 + \frac{100 \times 10^3}{(160+1)} \\
&= 646.11 \Omega
\end{aligned}$$

Here,  $\frac{R_s}{(\beta+1)}$  is in the region of a few ohms only, and  $r_e$  is also very small, so the total output resistance is very low.

### Calculations with the given value

Voltage Gain,  $A_v = \frac{V_o}{V_s} = \frac{V_o}{V_b} \cdot \frac{V_b}{V_s}$

Here,

$$V_b = i_e (r_e + R_L)$$

$$V_o = i_o R_L = i_e R_L$$

$$\frac{V_o}{V_b} = \frac{i_e R_L}{i_e (r_e + R_L)} = \frac{R_L}{r_e + R_L}$$


$$\frac{V_b}{V_s} = \frac{R_i}{R_i + R_S} \quad [\text{Using Voltage Division Rule}]$$

$$\begin{aligned}
\therefore A_{vi} &= \frac{V_o}{V_b} \cdot \frac{V_b}{V_s} = \frac{R_L}{r_e + R_L} \cdot \frac{R_i}{R_i + R_S} \\
&= \frac{R_{i_5}}{r_{e_5} + R_{i_5}} \cdot \frac{R_{i_4}}{R_{i_4} + R_{o_3}} \\
&= \frac{5.9k}{25 + 5.9k} \cdot \frac{960k}{960k + 646.11} \\
&= 0.995 \cdot 0.999 = 0.994 < 1
\end{aligned}$$

The DC biasing Circuit for the output stage will be the same as before (input Stage), and it is shown in the input stage.

### Second CC amplifier Circuit:

### Second AC equivalent Circuit:



**Figure:** AC Equivalent Circuit for CC configuration.

$$\text{Input Resistance, } R_i = (\beta+1)(r_e + R_L)$$

$$\begin{aligned} R_{i_5} &= r_{\pi_5} + (\beta + 1) R_L \\ &= \frac{V_T}{I_B} + (160 + 1)12 \\ &= \frac{25 \times 10^{-3}}{6.25 \times 10^{-6}} + (160 + 1)12 \\ &= 5932 \Omega \approx 5.9 k\Omega \end{aligned}$$

$$\text{Output Resistance, } R_o = r_e + \frac{R_s}{(\beta+1)}$$

$$\begin{aligned} R_{o_5} &= r_{e_5} + \frac{R_{o_4}}{(\beta+1)} \\ &= 25 + \frac{646.11}{(160+1)} \\ &= 29.01 \Omega \end{aligned}$$

Here,  $\frac{R_s}{(\beta+1)}$  is in the region of a few ohms only, and  $r_e$  is also very small, so the total output resistance is very low.

### Calculations with the given value

$$\text{Voltage Gain, } A_v = \frac{V_o}{V_s} = \frac{V_o}{V_b} \cdot \frac{V_b}{V_s}$$

Here,

$$V_b = i_e (r_e + R_L)$$

$$V_o = i_o R_L = i_e R_L$$

$$\frac{V_o}{V_b} = \frac{i_e R_L}{i_e (r_e + R_L)} = \frac{R_L}{r_e + R_L}$$

$$\frac{V_b}{V_s} = \frac{R_i}{R_i + R_S} \quad [\text{Using Voltage Division Rule}]$$

$$\begin{aligned} \therefore A_{vi} &= \frac{V_o}{V_b} \cdot \frac{V_b}{V_s} = \frac{R_L}{r_e + R_L} \cdot \frac{R_i}{R_i + R_S} \\ &= \frac{R_L}{r_{e_5} + R_L} \cdot \frac{R_{i_5}}{R_{i_5} + R_{o_4}} \\ &= \frac{12}{25 + 12} \cdot \frac{5.9k}{5.9k + 646.11} \\ &= 0.324 \cdot 0.9 = 0.29 \end{aligned}$$

**The DC biasing Circuit for the output stage will be the same as before (input Stage), and it is shown in the input stage.**

## 4. Verification of the Designed Circuit:

Verification of the overall Gain,

$$\text{Entire Voltage Gain, } A_v = \frac{V_o}{V_s} = \frac{V_o}{V_{b_5}} \cdot \frac{V_{b_5}}{V_{b_4}} \cdot \frac{V_{b_4}}{V_{b_3}} \cdot \frac{V_{b_3}}{V_{b_2}} \cdot \frac{V_{b_2}}{V_{b_1}} \cdot \frac{V_{b_1}}{V_s}$$

$$\begin{aligned}\frac{V_o}{V_{b_5}} &= \frac{R_L}{r_{e_5} + R_L} \\ &= \frac{12}{25 + 12} = 0.324\end{aligned}$$

$$\begin{aligned}\frac{V_{b_5}}{V_{b_4}} &= \frac{R_{i_5}}{r_{e_5} + R_{i_5}} \\ &= \frac{5932}{25 + 5932} \\ &= 0.99\end{aligned}$$

$$\frac{V_{b_4}}{V_{b_3}} = -g_{m_1}(r_{o_3} \parallel R_{i_3})$$

This stage is the CE stage.

Here,

$$\begin{aligned}I_c &= 0.20 \text{mA} \\ g_m &= 0.008\end{aligned}$$

$$r_{o_3} = 500k$$

So,

$$\begin{aligned}\frac{V_{b_3}}{V_{b_2}} &= -g_{m_2}(r_{o_2} \parallel R_{i_2}) \\ &= -0.008 R_{i_3} \quad (R_{i_3} \gg r_{o_3}) \\ &= -0.008 \cdot 4k \\ &= -32\end{aligned}$$

$$\frac{V_{b_2}}{V_{b_1}} = -g_{m_2}(r_{o_2} \parallel R_{i_2})$$

This stage is the CE stage.

Here,

$$\begin{aligned}I_c &= 0.20 \text{mA} \\ g_m &= 0.008\end{aligned}$$

$$r_{o_3} = 500k$$

So,

$$\begin{aligned}\frac{V_{b_3}}{V_{b_2}} &= -g_{m_2}(r_{o_2} \parallel R_{i_2}) \\ &= -0.008 R_{i_3} (R_{i_3} \gg r_{o_3}) \\ &= -0.008 R_{i_3} (R_{i_3} \gg r_{o_3}) \\ &= -0.008 4k \\ &= -32\end{aligned}$$

$$\begin{aligned}\frac{V_{b_2}}{V_{b_1}} &= \frac{r_{\pi_2}}{r_{e_1} + r_{\pi_2}} \\ &= \frac{4000}{25 + 4000} \\ &= 0.99\end{aligned}$$

$$\begin{aligned}\frac{V_{b_1}}{V_s} &= \frac{R_i}{R_i + R_S} \\ &= \frac{648k}{648k + 10k} \\ &= 0.98\end{aligned}$$

## Verification of DC Biasing Circuits,

### **Input Stage:**

We know that for amplification, the Base to Emitter terminal has to be forward-biased and the Collector to Base terminal has to be reverse-biased. For the input stage, common collector amplifiers.

$$\begin{aligned}V_B &= \frac{R_2}{R_1 + R_2} \times V_{CC} \\ &= \frac{131}{109 + 131} \times 15 \\ &= 8.2V\end{aligned}$$

Again,

$$V_E = V_B - V_{BE}$$

$$= 8.2 - 0.7$$

$$= 7.5V$$

$$I_E = \frac{V_E}{R_E}$$

$$= \frac{7.5}{7.5}$$

$$= 1mA$$

$$I_C = \alpha I_E$$

$$= 0.99 \times 1$$

$$= 0.99$$

$$\approx 1mA$$

Here, the collector terminal is directly connected to the  $V_{CC}$ . So,  $V_C = 15V$

$$So, V_C > V_B \quad [V_C=15V; V_B=8.2V]$$

$\therefore V_{CB}$  is reverse-biased.

$$Also, V_B < V_E \quad [V_E=7.5V; V_B=8.2V]$$

$\therefore V_{BE}$  is Forward-biased.


Moreover,

$$We know, V_C > v_{omax} + V_B$$


$v_{omax} = 1.1V$  from the previous calculations. This is the voltage of the AC output.

$\therefore v_{omax} + V_B = 1.1 + 8.2 = 9.3V$  which is less than 15V. So, even with the maximum AC output voltage, the CB terminal will be reverse-biased.

## Simulation Results:



**Figure: DC Biasing Currents for Input Stage**



**Figure: Input and Output Waveforms of CC amplifier.**

### Gain stage

$$\begin{aligned} V_B &= \frac{R_2}{R_1 + R_2} \times V_{CC} \\ &= \frac{592k}{608k+592k} \times 15 \\ &= 7.4V \end{aligned}$$

Again,

$$\begin{aligned} V_E &= V_B - V_{BE} \\ &= 7.4 - 0.7 \\ &= 6.7V \\ I_E &= \frac{V_E}{R_E} \\ &= \frac{6.7}{33.5} \\ &= 0.2mA \end{aligned}$$

$$\begin{aligned} I_C &= \alpha I_E \\ &= 0.993 \cdot 0.2 \\ &= 0.1986mA \end{aligned}$$

$$\begin{aligned} V_C &= V_{CC} - I_C R_C \\ &= 15 - 0.19m \cdot 4k \\ &= 14.24 \end{aligned}$$

$$So, V_C > V_B \quad [V_C = 14.24V; V_B = 7.4V]$$

$\therefore V_{CB}$  is reverse-biased.

$$Also, V_B < V_E \quad [V_E = 6.7V; V_B = 7.4V]$$

$\therefore V_{EB}$  is Forward-biased.


Moreover,

$$We know, V_C > v_{omax} + V_B \text{ and } I_C R_C > v_{omax}$$


$v_{omax} = 1.1V$  from the previous calculations. This is the voltage of the AC output.

$\therefore v_{omax} + V_B = 1.1 + 7.4 = 8.5V$  which is less than 15V. So, even with the maximum AC output voltage, the CB terminal will be reverse-biased. Additionally,  $I_C R_C = 0.19m \cdot 4k = 0.76V$ , which is greater than 1.1V. So, in both cases, the CB terminal remains reverse-biased.

## Simulation Results:



**Figure: DC Biasing Currents for Gain Stage**



**Figure: Input and Output Waveforms of the CE amplifier.**

### Output stage:

We know that for amplification, the Base to Emitter terminal has to be forward-biased and the Collector to Base terminal has to be reverse-biased. For the input stage, common collector amplifiers.

$$\begin{aligned} V_B &= \frac{R_2}{R_1 + R_2} \times V_{CC} \\ &= \frac{131}{109 + 131} \times 15 \\ &= 8.2V \end{aligned}$$

Again,

$$\begin{aligned} V_E &= V_B - V_{BE} \\ &= 8.2 - 0.7 \\ &= 7.5V \end{aligned}$$

$$\begin{aligned} I_E &= \frac{V_E}{R_E} \\ &= \frac{7.5}{7.5} \end{aligned}$$

$$= 1mA$$

$$\begin{aligned} I_C &= \alpha I_E \\ &= 0.99 \times 1 \\ &= 0.99 \\ &\approx 1mA \end{aligned}$$

Here, the collector terminal is directly connected to the  $V_{CC}$ . So,  $V_C = 15V$

$$So, V_C > V_B \quad [V_C = 15V; V_B = 8.2V]$$

$\therefore V_{CB}$  is reverse-biased.

$$Also, V_B < V_E \quad [V_E = 7.5V; V_B = 8.2V]$$

$\therefore V_{BE}$  is Forward-biased.

Moreover,

$$We know, V_C > v_{omax} + V_B$$

$v_{omax} = 1.1V$  from the previous calculations. This is the voltage of the AC output.

$\therefore v_{omax} + V_B = 1.1 + 8.2 = 9.3V$  which is less than 15V. So, even with the maximum AC output voltage, the CB terminal will be reverse-biased.

It will be the same for both CE.


## 5. Corrections and Modifications

Target  $A_v = 311$  V/V, calculated  $\approx 318$  V/V, error  $\approx 2.2\%$  ( $<5\%$ ).


So, we do not need any modifications.

But we can attach the Darlington pair at the end. As we know, the Darlington pair is a super follower.

So there won't be any loss of gain in the output stage.



## 6. The Complete Circuit Diagram



**All resistors' values:**

Input stage	Gain Stage		Output Stage	
CC	CE	CE	CC	CC
$R_i = 109k\Omega$	$R_i = 608k\Omega$	$R_i = 608k\Omega$	$R_i = 109k\Omega$	$R_i = 109k\Omega$
$R_2 = 131k\Omega$	$R_2 = 592k\Omega$	$R_2 = 592k\Omega$	$R_2 = 131k\Omega$	$R_2 = 131k\Omega$
$R_E = 7.5k\Omega$	$R_E = 33.5k\Omega$	$R_E = 33.5k\Omega$	$R_E = 7.5k\Omega$	$R_E = 7.5k\Omega$
$R_C = -$	$R_C = 4k\Omega$	$R_C = 4k\Omega$	$R_C = -$	$R_C = -$

## **7. Comments:**

The main points of the amplifier design are its multistage topology and the successful meeting of performance targets. The design uses a Common-Collector (CC), Common-Emitter (CE), and two cascaded CC stages to achieve the required high input impedance, voltage gain, and low output resistance. The CE stage provides the primary amplification, while the output CC stages efficiently drive the  $12\ \Omega$  speaker. The final design achieved an overall voltage gain of approximately 318 V/V, which is very close to the target of 311.615 V/V, resulting in a low error of about 2.2%. The project demonstrated a solid understanding of analog circuit design principles and successfully met its objectives.

## **Conclusion:**

The multistage amplifier design detailed in this project is robust and effective. The combination of CC and CE stages provides a well-balanced solution for the project's objective of amplifying a low-level signal to drive a loudspeaker. The detailed calculations and verification steps demonstrate a thorough understanding of analog circuit design principles, including biasing, impedance matching, and gain-stage optimization. The design's performance, as verified by the analysis, shows a minimal error from the target specifications, highlighting the success of the chosen methodology.