



system_port

memory
: DDR4_2x

mem_ctrl1
: MemCtrl

mem_ctrl0
: MemCtrl

port

port

cache_hierarchy
: MyClassicPrivateL1SharedL2CacheHierarchyBuild

membus
: SystemXBar

default

cpu_side_ports

mem_side_ports

badaddr_responder
: BadAddr

pio

l2cache
: MyL2Cache

mem_side

cpu_side

l2bus
: L2XBar

mem_side_ports

cpu_side_ports

l1dcaches
: MyL1DCache

mem_side

cpu_side

l1icaches
: MyL1ICache

mem_side

cpu_side

dptw_caches
: MyMMUCache

mem_side

cpu_side

iptw_caches
: MyMMUCache

mem_side

cpu_side

processor
: MyOutOfOrderCPU

cores
: OutOfOrderCPUStdCore

core
: OutOfOrderCPUCore

mmu
: ArmMMU

dtb_walker
: ArmTableWalker

itb_walker
: ArmTableWalker

port

port

dcache_port

icache_port