CSE 431 Computer Architecture Fall 2022

The Pipelined Processor, Part B

Kiwan Maeng

[Adapted from Computer Organization and Design, 5th Edition, Patterson & Hennessy, © 2014, Morgan Kaufmann]

Quiz 2 is Out!!!

□ Due: 9/12 11:59 PM

NOTE: The deadline is MONDAY!

- (Again) participation matters, score does not.
- Quizzes are supposed to be the easy questions in the exam. Over 50% students get them correctly.

Review: Why Pipeline? For Performance!

Time (clock cycles) Once the Inst₀ Reg Reg DM IM pipeline is full, n one instruction S Inst 1 DM Reg is completed Reg IM t every cycle, so r. CPI = 1Reg DM Reg IM Inst 2 0 d DM Reg **工**Reg Inst 3 е **月Reg** DM Reg IM Inst 4 Time to fill the pipeline


Review: Pipelining - What Makes it Hard?

Pipeline Hazards

- structural hazards: attempt to use the same resource by two different instructions at the same time
- data hazards: attempt to use data before it is ready
 - An instruction's source operand(s) are produced by a prior instruction still in the pipeline
- control hazards: attempt to make a decision about program control flow before the condition has been evaluated and the new PC target address calculated
 - branch and jump instructions, exceptions


Pipeline hardware control must detect the hazard and then take action to resolve hazard

Review: MIPS Pipeline Data and Control Paths



A Single Memory Would Be a Structural Hazard


Time (clock cycles)



□ Fix with separate instr and data memories (I\$ and D\$)

How About Register File Access?

Time (clock cycles)



Structural Hazards

Some common Structural Hazards:

- Memory/RF:
 - We've already mentioned this one.
- Expensive computation w/ separate HW:
 - Something that make require multiple cycles to execute: e.g., floating-point arithmetic, multiplier, ...

Dealing with Structural Hazards

Stall

- low cost, simple
- Increases CPI (reduces IPC)
- Employed in rare cases since stalling has performance effect

Pipeline hardware resource

- useful for multi-cycle resources
- good performance
- sometimes complex, e.g., RAM


Replicate resource

- good performance
- increases cost (+ maybe interconnect delay)
- useful for cheap or divisible resources


Structural Hazards

- Structural hazards are usually reduced with these rules:
 - Each instruction uses a resource at most once
 - Always use the resource in the same pipeline stage
 - Use the resource for one cycle only
- Many RISC ISAs are designed with this in mind
- □ Sometimes very difficult to do this.
 - For example, memory is used in the IF and MEM stages.


Register Usage Can Cause Data Hazards



One Way to "Fix" a Data Hazard



Another Way to "Fix" a Data Hazard



Data Forwarding (aka Bypassing)


- □ Take the result from a downstream pipeline state register that holds the needed data that cycle and forward it to the functional units (e.g., the ALU) that need that data that cycle
- This means that, for ALU functional unit, its inputs can come from other pipeline registers than just ID/EX, by
 - adding multiplexors to the inputs of the ALU
 - connecting the Rd write data in EX/MEM or MEM/WB to either (or both) of the EX's stage Rs and Rt ALU mux inputs
 - adding the proper control hardware to control the new muxes
- Other functional units may need similar forwarding logic (e.g., the DM)
- With forwarding, one can achieve a CPI of 1 even in the presence of data dependencies

Notation


- □ ID/EX is the pipeline register between stages ID and EX
- □ ID/EX.RegisterRs refers to the number of one register whose value is found in the pipeline register ID/EX; that is, the one from the first read port of the register file
- □ The first part of the name is the name of the <u>pipeline</u> register and the second part is the name of the field <u>in</u> that register

Remember: All instructions advance during each clock cycle from one pipeline register to the next, and any information needed in a late pipeline stage must be passed to that stage via a pipeline register


Forwarding Logic



Before and After Forwarding



a. No forwarding



b. With forwarding

Control Values for the Forwarding Multiplexors

Mux control	Source	Explanation
ForwardA = 00	ID/EX	The first ALU operand comes from the register file.
ForwardA = 10	EX/MEM	The first ALU operand is forwarded from the prior ALU result.
ForwardA = 01	MEM/WB	The first ALU operand is forwarded from data memory or an earlier ALU result.
ForwardB = 00	ID/EX	The second ALU operand comes from the register file.
ForwardB = 10	EX/MEM	The second ALU operand is forwarded from the prior ALU result.
ForwardB = 01	MEM/WB	The second ALU operand is forwarded from data memory or an earlier ALU result.

Data Forwarding Control Conditions

1. EX/MEM Forward Unit:

```
if (EX/MEM.RegWrite
and (EX/MEM.RegisterRd != 0)
and (EX/MEM.RegisterRd = ID/EX.RegisterRs))
         ForwardA = 10
if (EX/MEM.RegWrite
and (EX/MEM.RegisterRd != 0)
and (EX/MEM.RegisterRd = ID/EX.RegisterRt))
         ForwardB = 10
```


Forwards the result from the previous instr. to either input of the ALU

2. MEM/WB Forward Unit:

Forwards the result from the second previous instr. to either input of the ALU

Yet Another Complication!

Another potential data hazard can occur when there is a conflict between the result of the WB stage instruction and the MEM stage instruction – which should be forwarded?



Corrected Data Forwarding Control Conditions

1. EX/MEM Forward Unit:


```
if (EX/MEM.RegWrite ...
```

Forwards the result from the previous instr. to either input of the ALU

2. MEM/WB Forward Unit:


```
if (MEM/WB.RegWrite
and (MEM/WB.RegisterRd != 0)
and ! (EX/MEM.RegWrite and (EX/MEM RegisterRD != 0)
   and (EX/MEM.RegisterRd = ID/EX.RegisterRs))
and (MEM/WB.RegisterRd = ID/EX.RegisterRs))
      ForwardA = 01
                                        Forwards the result from
                                       the previous or second
                                        previous instr. to either
if (MEM/WB.RegWrite
                                       input of the ALU
and (MEM/WB.RegisterRd != 0)
and ! (EX/MEM.RegWrite and (EX/MEM.RegisterRd != 0)
   and (EX/MEM.RegisterRd = ID/EX.RegisterRt)
and (MEM/WB.RegisterRd = ID/EX.RegisterRt))
      ForwardB = 01
```

Datapath with Forwarding Hardware




Memory-to-Memory Copies


- For loads immediately followed by stores (memory-to-memory copies) can avoid a stall by adding forwarding hardware from the MEM/WB register to the data memory input.
 - Would need to add a Forward Unit and a mux to the MEM stage




Loads Can Cause Data Hazards



Load-Use Can Cause Data Hazards



Load-Use Can Cause Data Hazards



Load-use Data Hazard Detection Unit

■ Need a Hazard detection Unit in the ID stage that inserts a stall between the load and its use

ID Hazard detection Unit:

```
if (ID/EX.MemRead
and ((ID/EX.RegisterRt = IF/ID.RegisterRs)
or (ID/EX.RegisterRt = IF/ID.RegisterRt)))
stall the pipeline
```


- □ The first line tests to see if the instruction now in the EX stage is a lw; the next two lines check to see if the destination register of the lw matches either source register of the instruction in the ID stage (the load-use instruction)
- After this one cycle stall, the forwarding logic can handle the remaining data hazards

Data Hazard/Stall Hardware

Along with the Hazard Unit, we have to implement the stall


- 1. Insert a "bubble" between the lw instruction (in the EX stage) and the load-use instruction (in the ID stage) (i.e., insert a noop with IF/ID.Bubble)
 - □ Set the control bits in the EX, MEM, and WB control fields of the ID/EX pipeline register to 0 (noop). The Hazard Unit **controls** the mux that chooses between the real control values and the 0's.
- 2. Prevent the instructions in the IF and ID stages from proceeding down the pipeline by preventing the PC register and the IF/ID pipeline register from changing
 - Hazard detection Unit controls the writing of the PC (PC.write) and IF/ID (IF/ID.Write) registers
- 3. Let the 1w instruction and the instructions after it in the pipeline (before it in the code) proceed normally down the pipeline

Load-Use Can Cause Data Hazards



Adding the Data Hazard/Stall Hardware


value and all 0s.



Use Code Scheduling to Avoid L-U Stalls

Reorder code to avoid use of load result in the next instruction

C code for: A = B + E; C = B + F;



Dependences vs Hazards

- Dependences are a property of programs
- Whether a given dependence results in an actual hazard being detected or whether that hazard actually causes a stall are properties of the pipeline organization
- This difference is critical to understanding how instruction-level parallelism can be exploited
- □ A dependence can be overcome in two different ways:
 - Maintaining the dependence but avoiding a hazard (e.g., by scheduling)
 - Eliminating the dependence by transforming the code (e.g., by automated compiler techniques)

Summary

- All modern-day processors use pipelining for performance (a CPI of 1 and fast a CC)
- Pipeline clock rate limited by slowest pipeline stage so designing a balanced pipeline is important
- Must detect and resolve hazards
 - Structural hazards resolved by designing the pipeline correctly
 - Data hazards
 - Stall (impacts CPI)
 - Forward (requires hardware support)
 - NEXT: Control hazards put the branch decision hardware in as early a stage in the pipeline as possible
 - Stall (impacts CPI)
 - Delay decision (requires compiler support)
 - Static and dynamic prediction (requires hardware support)
- Pipelining complicates exception handling (more on this later)