

# Unnamed Quiz

Due Nov 14 at 11:59pm    Points 7    Questions 7    Available after Nov 10 at 12am    Time Limit None    Allowed Attempts 3

## Attempt History

	Attempt	Time	Score
KEPT	<a href="#">Attempt 3</a>	7 minutes	5 out of 7
LATEST	<a href="#">Attempt 3</a>	7 minutes	5 out of 7
	<a href="#">Attempt 2</a>	less than 1 minute	0.1 out of 7
	<a href="#">Attempt 1</a>	3 minutes	2 out of 7

Score for this attempt: 5 out of 7  
Submitted Dec 6 at 7:45am  
This attempt took 7 minutes.

### Question 1

1 / 1 pts

Assume a MSI writeback invalidation protocol.

Write the state transition and a corresponding bus activity that must be done for each scenario:

For STATE, write either M, S, or I

For ACTION, write either None, BusRd, BusRdX, Flush

Cur State	Event	Next State	Action
I	Processor read	S	BusRd
I	Processor write	M	BusRdX
S	Processor read	S	None
S	Processor write	M	BusRdX
S	Snoop BusRd	S	None
S	Snoop BusRdX	I	None
M	Processor read	M	None
M	Processor write	M	None
M	Snoop BusRd	S	Flush
M	Snoop BusRdX	I	Flush

Answer 1:

Correct! S

Answer 2:

Correct! BusRd

Answer 3:

Correct! M

Answer 4:

Correct! BusRdX

Answer 5:

Correct! S

Answer 6:

Correct! None

Answer 7:

Correct! M

Answer 8:

Correct! BusRdX

Answer 9:

Correct! S

Answer 10:

Correct! None

Answer 11:

Correct! I

Answer 12:

Correct! None

Answer 13:

Correct! M

Answer 14:

Correct! None

Answer 15:

Correct! M

Answer 16:

Correct! None

Answer 17:

Correct! S

Answer 18:

Correct! Flush

Answer 19:


Correct! I

Answer 20:

Correct! Flush

## Question 2

1 / 1 pts




In this scenario, what is NOT true if P2 tries to read X, in an MSI protocol?

- Correct!
- ☒ It gets the block from P1
  - ☐ The block becomes S state
  - ☐ P1's state does not change
  - ☐ P2 sends BusRd through the bus

## Question 3

1 / 1 pts



In this scenario, what is TRUE if P2 tries to read X, in an MSI protocol?

- Correct!
- ☒ It gets the block from P1
  - ☐ P1's block becomes I state
  - ☐ P2's block becomes M state
  - ☐ P2 sends a BusRdX signal

## Question 4

1 / 1 pts

Assume you implement a directory-based coherence protocol where you use 1 bit for processors to mark the presence.

If you have only 16 blocks (which is unrealistically small) and 256 processors, how many bits do you need to implement the directory?

Correct!

4,112

Correct Answers

4,112 (with margin: 0)  
0 (with margin: 0)  
0 (with margin: 0)  
0 (with margin: 0)

## Question 5

0 / 1 pts

Assume you implement a directory-based coherence protocol where you limit the number of processors that can share the block into 4.

If you have only 16 blocks (which is unrealistically small) and 256 processors, how many bits do you need to implement the directory?

You Answered

80

Correct Answers

592 (with margin: 0)  
0 (with margin: 0)  
0 (with margin: 0)  
0 (with margin: 0)

## Question 6

1 / 1 pts

In sequential consistency, what is NOT a possible outcome from the following code?

Initially,  $a = 0$ ;  $b = 0$ ;

Thread 1	Thread 2
$a = 7$ ;	$\text{print}(b)$ ;
$b = 3$ ;	$\text{print}(a)$ ;

Correct!

- ☒  $a=0, b=3$
- ☐  $a=3, b=0$
- ☐  $a=7, b=0$
- ☐  $a=7, b=3$

## Question 7

0 / 1 pts

In processor consistency, can  $a = 0$ ,  $b = 3$  be possibly printed?

Thread 1	Thread 2
$a = 7$ ;	$\text{print}(b)$ ;
$b = 3$ ;	$\text{print}(a)$ ;

You Answered

☒ True

Correct Answer

☐ False