Quiz 1: MIPS ISA and single-cycle processor

Due Sep 6 at 11:59pm

Points 8

Questions 8

Available after Sep 1 at 1:20pm

Time Limit None


Allowed Attempts 3


Take the Quiz Again


Attempt History

	Attempt	Tille	Score
LATEST	Attempt 1	61 minutes	6 out of 8

Score for this attempt: **6** out of 8 Submitted Sep 5 at 11:51am This attempt took 61 minutes.







Question 4 What will the bne instruction's offset field hold? bne \$s0, \$s1, L1

addi \$s1, \$s1, 4 L1:			
0x05 (6 bits)	16 (5 bits)	17 (5 bits)	??????? (16 bits)
0.4			
2			
0 1			
O 12			

```
      Question 5

      What will the bne instruction's offset field hold?

      L1: Iw $s2, 4($s1)

      add $0, $s1, $s2

      addi $s1, $s1, 4

      bne $s0, $s1, L1

      ...

      0x05 (6 bits)
      16 (5 bits)
      17 (5 bits)
      ???????? (16 bits)

Correctl

O 4
```

```
Question 6

What C code is equivalent to the following?


sit $10, $50, $51
beq $10, $zero, L1
add $50, $s0, $s1

L1: ...

Assume that variable name is the same with the register name ($50 corresponds to $0 in C).
```

Question 7


Single Cycle Datapath with Control Unit



	When running an R-type instruction, the control signals would be:
	RegDst = 1
	RegWrite = 1
	ALUSrc = 0
	MemWrite = 0
	MemToReg = 0
	Branch = 0
	Answer 1:
Correct!	1
	Answer 2:
Correct!	1
	Answer 3:
Correct!	0
	Answer 4:
Correct!	0
	Answer 5:
Correct!	0
	Answer 6:
Correct!	0

Question 8 1/1 pts

Single Cycle Datapath with Control Unit



	When running a LOAD instruction, the control signals would be:
	RegDst = 0
	RegWrite = 1
	ALUSrc = 1
	MemWrite = 0
	MemToReg = 1
	Branch = 0
	Answer 1:
Correct!	0
	Answer 2:
Correct!	1
	Answer 3:
Correct!	1
	Answer 4:
Correct!	0
	Answer 5:
Correct!	1
Jonroote	*
	Answer 6:
Correct!	0