Due Nov 14 at 11:59pm

Questions 7

Points 7

Available after Nov 10 at 12am

Time Limit None

Allowed Attempts 3

Take the Quiz Again

Attempt History


	Attempt	Time	Score
LATEST	Attempt 1	3 minutes	2 out of 7


① Answers will be shown after your last attempt

Score for this attempt: **2** out of 7 Submitted Nov 10 at 9:05am This attempt took 3 minutes.

attempt took 3 mir										
Unanswered	Ques	tion 1				0 / 1 pts				
	Assum	ne a MSI wri	teback invalidation	on protocol.						
	Write the state transition and a corresponding bus activity that must be done for each scenario: For STATE, write either M, S, or I									
	For ACTION, write either None, BusRd, BusRdX, Flush									
	State	Event	Next State	Action						
	ı	Processor read								
	ı	Processor write								
	S	Processor read								
	s	Processor								
		write Snoop								
	S	BusRd								
	S	Snoop BusRdX								
	М	Processor read								
	М	Processor write								
	М	Snoop BusRd								
	М	Snoop BusRdX								
		Dusitux								
	Answ									
	(Y	ou left this b	olank)							
	Answ									
		ou left this b	olank)							
	Answer 3: (You left this blank) Answer 4:									
	(Y	ou left this b	olank)							
	Answ	er 5:								
	(Y	ou left this b	olank)							
	Answ									
		ou left this b	olank)							
	Answ	er 7: ou left this b	olank)							
	Answ									
		ou left this b	olank)							
	Answ	er 9:								
	(You left this blank)									

(You left this blank)
Answer 11:
(You left this blank)
Answer 12:
(You left this blank)
Answer 13:
(You left this blank)
Answer 14:
(You left this blank)
Answer 15:
(You left this blank)
Answer 16:
(You left this blank)
Answer 17:
(You left this blank)
Answer 18:
(You left this blank)
Answer 19:
(You left this blank)
Answer 20:
(You left this blank)





Question 5		
	directory-based coherence protocol where you limit the number of proce	
If you have only 16 block	(which is unrealistically small) and 256 processors, how many bits do year.	ou need to implement the directory?
Question 6		
	what is NOT a possible outcome from the following code?	
Initially, a = 0; b = 0; Thread 1	Thread 2	
a = 7;	print(b);	
b = 3;	print(a);	
○ a=1,b=3		
○ a=0,6=0		
○ a=7,b=0		
□ a=7,b=3		
Question 7		
	can a = 0, b = 3 be possibly printed?	
In processor consistency		
In processor consistency Thread 1	Thread 2	

Unanswered Question 4

0 / 1 pts