Due Oct 17 at 11:59pm Points 10 Questions 10 Available after Oct 13 at 1:20pm Time Limit None Allowed Attempts 3

Take the Quiz Again


Attempt History


 LATEST
 Attempt
 Time
 Score

 0.83 out of 10
 0.83 out of 10


(!) Answers will be shown after your last attempt


Score for this attempt: **6.83** out of 10 Submitted Oct 18 at 6:37am This attempt took 7 minutes.






Question 3	1 / 1 pts







Question 6

[MULTIPLE ANSWERS] What is NOT true about the broadcast stage of an OoO processor WITH ROB?

Register file is updated

ROB in page 1

Question 7	1 / 1 pts
What is NOT true about commit stage?	
Commit can happen out-of-order	
ROB entry is released	

duestion 8	1/1
t's say the LSQ was initially empty. Assume a sequence of load and store.	
v \$1, 0(\$2)	
v \$3, 0(\$2)	
v \$4, 0(\$2)	
hat will be the value of \$4, and from where the value is being read from?	
/hat will be the value of \$4, and from where the value is being read from? The value of \$3, LSQ	

Register file is updated
 RAT is released

Consider the below code.
Inst 1: sw \$1, 0(\$2)
Inst 2: lw \$3, 0(\$4)
Inst 3: lw \$5, 0(\$6)

Which of the following statement is correct for a conservative load-store reordering?

Consider the below code.

Inst 1: sw \$1, 0(\$2)

Inst 2: lw \$3, 0(\$4)

Inst 3: lw \$5, 0(\$6)

Let's say the machine did aggressive reordering, and executed in the order of Inst 2 > Inst 1 > Inst 3

What should be done when Inst 1 (sw) was executed?

I must done when Inst 1 (sw) was executed?

I must both check the memory addr Inst 2, 3 accessed using LSQ

I the must both check the memory addr Inst 2, 3 accessed using LSQ