




# AND/OR/NOT Gates Verilog Modules and Ports




- module Declares a new type of component
  - Named "And2" in first example above
  - Includes list of ports (module's inputs and outputs)
- · input List indicating which ports are inputs
- output List indicating which ports are outputs
- Each port is a bit can have value of 0, 1, or x (unknown value)
- · Note: Verilog already has built-in primitives for logic gates, but instructive to build them






### AND/OR/NOT Gates

#### **Modules and Ports**



- · Verilog has several dozen keywords
  - User cannot use keywords when naming items like modules or ports
  - module, input, and output are keywords above
  - Keywords must be lower case, not UPPER CASE or a MixTure thereof
- User-defined names Identifiers
  - Begin with letter or underscore (\_), optionally followed by any sequence of letters, digits, underscores, and dollar signs (\$)
  - Valid identifiers: A, X, Hello, JXYZ, B14, Sig432, Wire\_23, \_F1, F\$2, \_Go\_\$\_\$, \_, Input
     Note: "\_" and "Input" are valid, but unwise
  - Invalid identifiers: input (keyword), \$ab (doesn't start with letter or underscore), 2A (doesn't start with letter or underscore)
- Note: Verilog is case sensitive. Sig432 differs from SIG432 and sig432
  - We'll initially capitalize identifiers (e.g., Sig432) to distinguish from keywords



#### **Modules and Ports**

- Q: Begin a module definition for a 4x1 multiplexor
  - Inputs: I3, I2, I1, I0, S1, S0. Outputs: D

```
module Mux4(I3, I2, I1, I0, S1, S0, D);
input I3, I2, I1, I0;
input S1, S0;
output D;
...
```

Mux4 - 10 - 11 - 12 - 13 S1S0 - 1 4x1 mux

Note that input ports above are separated into two declarations for clarity



vldd ch2 Mux4Beh.v


5

#### AND/OR/NOT Gates

#### Module Procedures—always

- One way to describe a module's behavior uses an "always" procedure
  - always Procedure that executes repetitively (infinite loop) from simulation start
  - @ event control indicating that statements should only execute when values change
    - "(X,Y)" execute if X changes or Y changes (change known as an event)
    - · Sometimes called "sensitivity list"
    - We'll say that procedure is "sensitive to X and Y"
  - "F <= X & Y;" Procedural statement that sets F to AND of X, Y
    - & is built-in bit AND operator
    - <= assigns value to variable</li>
  - reg Declares a variable data type, which holds its value between assignments
    - Needed for F to hold value between assignments
    - Note: "reg", short for "register", is an unfortunate name. A reg variable may or may not correspond to an actual physical register. There obviously is no register inside an AND gate.






Verilog for Digital Design Copyright © 2007 Frank Vahid and Roman Lysecky

v1dd\_ch2\_And2.v

#### Module Procedures—always

Q: Given that "|" and "~" are built-in operators for OR and NOT, complete
the modules for a 2-input OR gate and a NOT gate





vldd\_ch2\_Or2.v vldd ch2 Inv.v 7


#### **AND/OR/NOT Gates**

#### Simulation and Testbenches — A First Look

· How does our new module behave?

Verilog for Digital Design Copyright © 2007 Frank Vahid and Roman Lysecky


Simulation



vldd\_ch2\_And2.v


#### Simulation and Testbenches — A First Look

 Instead of drawing test vectors, user can describe them with HDL




# AND/OR/NOT Gates

## Simulation and Testbenches




#### Simulation and Testbenches



# AND/OR/NOT Gates

#### Simulation and Testbenches

- · Provide testbench file to simulator
  - Simulator generates waveforms
  - We can then check if behavior looks correct



```
Verilog for Digital Design
Copyright © 2007
Frank Vahid and Roman Lysecky
```

```
timescale 1 ns/1 ns
module Testbench();

reg X_s, Y_s;
wire F_s;

And2 CompToTest(X_s, Y_s, F_s);
initial begin
   // Test all possible input combinations
   Y_s <= 0; X_s <= 0;
   #10 Y_s <= 0; X_s <= 1;
   #10 Y_s <= 1; X_s <= 0;
   #10 Y_s <= 1; X_s <= 0;
   #10 Y_s <= 1; X_s <= 1;
end</pre>
```

vldd\_ch2\_And2TB.v

# **Combinational Circuits**




13


# Combinational Circuits Component Instantiations

- Circuit A connection of modules
  - Also known as structure
  - A circuit is a second way to describe a module
    - · vs. using an always procedure, as earlier
- Instance An occurrence of a module in a circuit
  - · May be multiple instances of a module
  - e.g., Car's modules: tires, engine, windows, etc., with 4 tire instances, 1 engine instance, 6 window instances, etc.






Modules to be used






# Combinational Circuits Module Instantiations



#### **Combinational Circuits**


Module Instantiations



#### **Combinational Circuits**

#### **Module Instantiations**

Q: Complete the 2x1 mux circuit's module






vldd ch2 Mux2Struct.v

17

### **Combinational Circuit Structure**

### Simulating the Circuit


 Same testbench format for BeltWarn module as for earlier And2 module



#### **Combinational Circuit Structure**

Simulating the Circuit

 Simulate testbench file to obtain waveforms



```
`timescale 1 ns/1 ns
module Testbench();

reg K_s, P_s, S_s;
wire W_s;

BeltWarn CompToTest(K_s, P_s, S_s, W_s);
initial begin
    K_s <= 0; P_s <= 0; S_s <= 0;
    #10 K_s <= 0; P_s <= 1; S_s <= 0;
#10 K_s <= 1; P_s <= 1; S_s <= 0;
#10 K_s <= 1; P_s <= 1; S_s <= 0;
#10 K_s <= 1; P_s <= 1; S_s <= 1;
end</pre>
```

Verilog for Digital Design Copyright © 2007 Frank Vahid and Roman Lysecky

vldd\_ch2\_BeltWarnTB.v

### **Combinational Circuit Structure**

Simulating the Circuit

- More on testbenches
  - Note that a single module instantiation statement used
  - reg and wire declarations (K\_s, P\_s, S\_s, W\_s) used because procedure cannot access instantiated module's ports directly
    - Inputs declared as regs so can assign values (which are held between assignments)
  - Note module instantiation statement and procedure can both appear in one module

```
module Testbench();
  reg K_s, P_s, S_s;
  wire W_s;

BeltWarn CompToTest(K_s, P_s, S_s, W_s);
initial begin
    K_s <= 0; P_s <= 0; S_s <= 0;
    #10 K_s <= 0; P_s <= 1; S_s <= 0;
    #10 K_s <= 1; P_s <= 1; S_s <= 0;
    #10 K_s <= 1; P_s <= 1; S_s <= 1;
  end</pre>
```

`timescale 1 ns/1 ns

endmodule



20
vldd\_ch2\_BeltWarnTB.v


## <u>Top-Down Design – Combinational Behavior to</u> <u>Structure</u>



21


# Top-Down Design – Combinational Behavior to Structure

- · Designer may initially know system behavior, but not structure
  - BeltWarn: W = KPS'
- Top-down design
  - Capture behavior, and simulate
  - Capture structure (circuit), simulate again
  - Gets behavior right first, unfettered by complexity of creating structure




Verilog for Digital Design Copyright © 2007 Frank Vahid and Roman Lysecky

# Top-Down Design – Combinational Behavior to Structure Always Procedures with Assignment Statements



### Top-Down Design – Combinational Behavior to Structure Procedures with Assignment Statements



### Top-Down Design – Combinational Behavior to Structure Procedures with Assignment Statements

Procedure may have multiple `timescale 1 ns/1 ns assignment statements module TwoOutputEx(A, B, C, F, G); input A, B, C; output F, G; reg F, G; always @(A, B, C) begin

F <= (B & B) | ~C; G <= (A & B) | (B & C); end endmodule vldd\_ch2\_TwoOutputBeh.v Verilog for Digital Design Copyright © 2007 25 Frank Vahid and Roman Lysecky

# Top-Down Design – Combinational Behavior to Structure Procedures with If-Else Statements

 Process may use if-else statements (a.k.a. conditional statements)

- if (expression)
  - If expression is true (evaluates to nonzero value), execute corresponding statement(s)
  - If false (evaluates to 0), execute else's statement (else part is optional)
  - Example shows use of operator ==
     → logical equality, returns true/false (actually, returns 1 or 0)
  - · True is nonzero value, false is zero

```
itimescale 1 ns/1 ns

module BeltWarn(K, P, S, W);

input K, P, S;
output W;
reg W;

always @(K, P, S) begin
    if ((K & P & ~S) == 1)
        W <= 1;
else
        W <= 0;
end
endmodule</pre>
```


vldd\_ch2\_BeltWarnBehIf.v

Verilog for Digital Design Copyright © 2007 Frank Vahid and Roman Lysecky


# Top-Down Design – Combinational Behavior to Structure Procedures with If-Else Statements

More than two possibilities - Handled by stringing if-else module Mux4(I3, I2, I1, I0, S1, S0, D); statements together · Known as if-else-if construct input I3, I2, I1, I0; input S1, S0; Example: 4x1 mux behavior output D; reg D; Suppose S1S0 change to 01 suppose always @(I3, I2, I1, I0, S1, S0) begin Suppose · if's expression is false oif (S1==0 && S0==0) else's statement executes, change to D <= I0; which is an if statement 01 else if (S1==0 && S0==1) whose expression is true > D <= I1; else if (S1==1 && S0==0) Note: The following indentation shows if D <= I2; statement nesting, but is unconventional: else D <= I3; if (S1==0 && S0==0) end && → logical AND D <= I0; endmodule else if (S1==0 && S0==1) & : bit AND (operands are bits, returns bit) D <= I1; &&: logical AND (operands are true/false if (S1==1 && S0==0) values, returns true/false) D <= I2; Verilog for Digital Design else Copyright © 2007 vldd\_ch2\_Mux4Beh.v Frank Vahid and Roman Lysecky D <= 13;


### Top-Down Design – Combinational Behavior to Structure Procedures with If-Else Statements



#### Top-Down Design – Combinational Behavior to Structure



### Top-Down Design – Combinational Behavior to Structure Common Pitfall – *Missing Inputs from Event Control Expression*



# Top-Down Design – Combinational Behavior to Structure Common Pitfall – *Missing Inputs from Event Control Expression*

- Verilog provides mechanism to help avoid this pitfall
  - @\* implicit event control expression
    - Automatically adds all nets and variables that are read by the controlled statement or statement group
    - Thus, @\* in example is equivalent to @(\$1,\$0,\$10,\$11,\$12,\$13)
    - @(\*) also equivalent

```
timescale 1 ns/1 ns
module Mux4(I3, I2, I1, I0, S1, S0, D);
   input I3, I2, I1, I0;
   input S1, S0;
   output D;
   reg D;
   always @*
   begin
      if (S1==0 && S0==0)
         D <= I0;
      else if (S1==0 && S0==1)
D <= I1;
      else if (S1==1 && S0==0)
         D <= I2;
         D <= I3;
   end
endmodule
```



31

# Top-Down Design – Combinational Behavior · timescale 1 ns/1 ns to Structure module Dcd2x4(I1, I0, D3, D2, D1, D0);

Common Pitfall – Output not Assigned on Every Pass

- Pitfall <u>Failing to assign every output</u> on every pass through the procedure for combinational behavior
  - Results in sequential behavior
    - · Referred to as inferred latch (more later)
  - Wrong 2x4 decoder example

```
    Has memory
    No compiler error

            Just not a decoder
            III0=10 → D2=1, others=0
            III0=11 → D3=1, but D2 stays same
```

0=10 → D2=1, others=0
III0=11 → D3=1, but D2 stays same

11
10
D3
D2

output D3, D2, D1, D0; reg D3, D2, D1, D0; always @(I1, I0) begin if (I1==0 && I0==0) begin D3 <= 0; D2 <= 0; D1 <= 0; D0 <= 1; end else if (I1==0 && I0==1) begin D3 <= 0; D2 <= 0; D1 <= 1; D0 <= 0; end else if (I1==1 && I0==0) begin D3 <= 0; D2 <= 1; D1 <= 0; D0 <= 0; end else if (I1==1 && I0==1) begin D3 <= 1; end // Note: missing assignments // to every output in last "else if" endmodulle

input I1, I0;

Verilog for Digital Design Copyright © 2007 Frank Vahid and Roman Lysecky

vldd\_ch2\_Dcd2x4Wrong.v 32

# Top-Down Design – Combinational Behavior to Structure Common Pitfall – Output not Assigned on Every Pass

Same pitfall often occurs due to not considering all possible input combinations

```
if (I1==0 && I0==0)
begin
  D3 <= 0; D2 <= 0;
  D1 <= 0; D0 <= 1;
end
else if (I1==0 && I0==1)
begin
  D3 <= 0; D2 <= 0;
  D1 <= 1; D0 <= 0;
else if (I1==1 && I0==0)
begin
                               Last "else" missing, so not all
  D3 <= 0; D2 <= 1;
  D1 <= 0; D0 <= 0;
                              input combinations are covered
                                 (i.e., I1I0=11 not covered)
```




33

### **Hierarchical Circuits**




# Hierarchical Circuits Using Modules Instances in Another Module

- Module can be used as instance in a new module
  - As seen earlier: And2 module used as instance in BeltWarn module
  - Can continue: BeltWarn module can be used as instance in another module
    - And so or
- Hierarchy powerful mechanism for managing complexity



# Hierarchical Circuits Using Module Instances in Another Module

• 4-bit 2x1 mux example



```
`timescale 1 ns/1 ns

module Mux2(II, I0, S0, D);
  input II, I0;
  input S0;
  output D;

wire N1, N2, N3;

Inv Inv_1 (S0, N1);
  And2 And2_1 (I0, N1, N2);
  And2 And2_2 (II, S0, N3);
  Or2 Or2_1 (N2, N3, D);


endmodule
```

```
Verilog for Digital Design
Copyright © 2007
Frank Vahid and Roman Lysecky
```

vldd\_ch2\_Mux2Struct.v

# Hierarchical Circuits Using Module Instances in Another Module

#### • 4-bit 2x1 mux example



### **Built-In Gates**



### **Built-In Gates**

- We previously defined AND, OR, and NOT gates
- Verilog has several built-in gates that can be instantiated
  - and, or, nand, nor, xor, xor
    - One output, one or more inputs
    - The output is always the first in the list of port connections
  - Example of 4-input AND:
  - and a1 (out, in1, in2, in3, in4);not is another built-in gate
- Earlier BeltWarn example using builtin gates
  - Note that gate size is automatically determined by the port connection list

```
Verilog for Digital Design
Copyright © 2007
Frank Vahid and Roman Lysecky
```

```
`timescale 1 ns/1 ns
module BeltWarn(K, P, S, W);
  input K, P, S;
  output W;
  wire N1, N2;
  and And_1(N1, K, P);
  not Inv_1(N2, S);
  and And_2(W, N1, N2);
endmodule
```

vldd\_ch2\_BeltWarnGates.v