HDL 2 - Sequential Circuit

Nahin Ul Sadad/Farjana Parvin Lecturer CSE, RUET

Sequential Circuit:

Sequential circuit acts as memory. It depends of present inputs and previous outputs. It usually changes its output only when clock is active. Applications of Sequential Circuit: Register Implementation, RAM Implementation etc.

Synchronous sequential circuit uses clock to determine when to update contents of

memory.




Fig (b) Positive Edge triggered Clock signal

- 1. Memory contents will be updated when clock signal is on positive edge.
- 2. Memory contents will remain same when clock signal is not on positive edge.

•Example: D Flip-flop




Fig (a) D Flip-flop Symbol

D	Q(t + 1)	
0	0	
1	1	

Fig (b) D Flip-flop/D Latch truth table





Fig (c) D Flip-flop implementation with logic gates (Clock Driven and Synchronous)


• Example: D Flip-flop

D	Q(t + 1)	
0	0	
1	1	

Fig (b) D Flip-flop truth table




D Flip-flop will not update its content because clock is not on positive edge.




D Flip-flop will update its content because clock is on positive edge.


• Example: D Flip-flop







(b) D FF with asynchronous reset



reset	clk	en	q*
1		-	0
0	0	-	q
0	1	-	q
0	£	0	q
0	£	1	d

(c) DFF with synchronous enable

Figure: Block diagram and functional table of a D FF.

Sequential CircuitSynchronous Design Methodology

The **Synchronous Design Methodology** is the most commonly used practice in designing a sequential circuit. In this methodology, all storage elements are controlled (i.e., synchronized) by a global clock signal and the data is sampled and stored at the rising or falling edge of the clock signal.

It allows designers to separate the storage components from the circuit and greatly simplifies the development process. This methodology is the most important principle in developing a large, complex digital system and is the foundation of most synthesis, verification, and testing algorithms.

Sequential CircuitSynchronous Design Methodology

The block diagram of a synchronous system is shown in figure. It consists of the following parts:

- 1. State Register: A collection of D FFs controlled by the same clock signal.
- 2. Next-State Logic: Combinational logic that uses the external input and internal state (i.e., the output of register) to determine the new value of the register.
- 3. Output Logic: Combinational logic that generates the output signal.




Figure: Block diagram of a synchronous system.

Sequential Circuit D FF without asynchronous reset

d_ff.v

```
module d ff
   input wire clk,
   input wire d,
   output reg q
always @ (posedge clk) //posedge means positive edge
begin
   q <= d;
end
endmodule
```

Sequential Circuit D FF without asynchronous reset

d ff tb.v

```
`timescale 1ns/1ns
                             initial begin
                                                         initial begin
                                $dumpfile("test.vcd");
                                                             $monitor("clk = %b, d =
module d ff_tb;
                                $dumpvars(0, d ff tb);
                                                              %b, q = %b", clk, d, q);
   reg clk;
                                                         end
                                 clk \ll 0;
   reg d;
                                 d <= 0;
   wire q;
                                 #20;
                                                         endmodule
d ff circuit1 (clk, d, q);
                                 d <= 1;
always begin
                                 #20;
   clk = \sim clk;
                                 $finish;
   #10;
end
                             end
```

Sequential Circuit D FF with asynchronous reset

d ff reset.v

```
module d ff reset
   input wire clk,
   input wire reset,
   input wire d,
   output reg q
always @ (posedge clk, posedge reset)
begin
   if (reset)
      q <= 1'b0;
   else
      q \ll d;
end
endmodule
```

Sequential Circuit D FF with asynchronous reset

d ff reset tb.v

```
`timescale 1ns/1ns
                             initial begin
                                                            initial begin
                             $dumpfile("test.vcd");
                                                                $monitor("clk = %b,
                             $dumpvars(0,d_ff_reset_tb);
                                                                 reset = %b, d = %b, q =
module d ff reset tb;
                                                                 %b", clk, reset, d, q);
   reg clk;
                                 clk \ll 0;
   reg reset;
                                                            end
                                 reset <= 1;
   req d;
                                 d <= 0;
   wire q;
                                 #20;
                                                            endmodule
d ff reset circuit1
        (clk, reset, d, q);
                                reset <= 0;
                                 d <= 1;
always begin
                                 #20;
   clk = \sim clk;
                                 $finish;
   #10;
end
                             end
```

Sequential Circuit D FF with synchronous enable




Figure: D FF with synchronous enable

Sequential Circuit D FF with synchronous enable

d ff reset en.v

```
module d ff reset en
   input wire clk,
   input wire reset,
   input wire en,
   input wire d,
   output reg q
always @ (posedge clk, posedge reset)
begin
   if (reset)
      q <= 1'b0;
   else if (en)
      q \ll d;
end
endmodule
```

Sequential Circuit D FF with synchronous enable

<u>d ff reset en tb.v</u>

```
`timescale 1ns/1ns
                             initial begin
                                                             initial begin
                                 $dumpfile("test.vcd");
                                                                $monitor("clk = %b,
                                                                   reset = %b, en = %b,
                                 $dumpvars(0,
module d ff reset en tb;
                                                                   d = %b, q = %b", clk,
   reg clk;
                                        d ff reset en tb);
                                                                       reset, en, d, q);
   reg reset;
                                 clk \ll 0;
                                                             end
   reg en;
                                 reset <= 1;
   req d;
   wire q;
                                 en \leq 0;
                                 d <= 0;
                                                             endmodule
d ff reset en circuit1
                                #20;
   (clk, reset, en, d, q);
                                 reset \leq 0;
always begin
                                 en <= 1;
   clk = \sim clk;
                                 d <= 1;
   #10;
                                 #20;
end
                                 $finish;
                             end
```

Sequential CircuitD FF using Synchronous Design Methodology

d ff reset en2.v

```
module d ff reset en2
   input wire clk,
   input wire reset,
   input wire en,
   input wire d,
   output reg q
);
   reg r next, r reg;
   //memory/register/d ff
   always @(posedge clk, posedge reset)
   begin
      if (reset)
          r reg <= 1'b0;
      else
          r reg <= r next;
   end
```

Sequential CircuitD FF using Synchronous Design Methodology

d ff reset en2.v

```
//next state logic
    always @(*)
    begin
        if (en)
            r next = d;
        else
            r next = r reg;
    end
    //output logic
    always @(*)
    begin
        q = r reg;
    end
endmodule
```

Sequential Circuit 7 bit Register




Figure: 7 bit Register

Sequential Circuit 7 bit Register

register.v

```
module register
   input wire clk,
   input wire reset,
   input wire [6:0] d,
   output reg [6:0] q
);
always @ (posedge clk, posedge reset)
begin
   if (reset)
       q <= 7'b0000 000;
   else
       q <= d;
end
endmodule
```

Sequential Circuit 7 bit Register

register_tb.v

```
`timescale 1ns/1ns
                             initial begin
                                                            initial begin
                                $dumpfile("test.vcd");
                                                                $monitor("clk = %b,
                                $dumpvars(0,
                                                                 reset = %b, d = %b, q =
module register tb;
                                                                %b", clk, reset, d, q);
   reg clk;
                                             register tb);
   reg reset;
                                                            end
   reg [6:0] d;
                                clk \ll 0;
   wire [6:0] q;
                                reset <= 1;
                                d <= 7'b0000 000;
                                                            endmodule
register circuit1 (clk,
                                #20;
              reset, d, q);
                                reset <= 0;
always begin
                                d <= 7'b0000 111;
   clk = \sim clk;
                                #20;
   #10;
                                $finish;
end
                             end
```

Sequential Circuit7 bit Register using Synchronous Design Methodology

register2.v

```
module register
                                           // body or memory or state register
                                           always @ (posedge clk, posedge reset)
   input wire clk,
                                           begin
   input wire reset,
                                               if (reset)
   input wire [6:0] d,
                                                   q_reg <= 7'b0000 000;</pre>
   output wire [6:0] q
                                               else
);
                                                   q reg <= q next;
                                           end
//signal declaration
                                           //next state logic
reg [6:0] q reg ;
wire [6:0] q next;
                                           assign q next = d;
                                           //output logic
                                           assign q = q reg;
                                           endmodule
```




Figure: 7-bit Up Counter

<u>adder.v</u>

```
module addOne
(
   input wire [6:0] I,
   output wire [6:0] O
);
assign O = I + 1;
endmodule
```

counter.v

```
module counter
   input wire CLK,
   input wire Reset,
   output wire [6:0] q
);
   wire [6:0] d_temp, q_temp;
   register register_circuit1 (CLK, Reset, d_temp, q_temp);
   addOne adder circuit1 (q temp, d temp);
   assign q = q \text{ temp};
endmodule
```

register tb.v

```
timescale 1ns/1ns
                             initial begin
                                                            initial begin
                                $dumpfile("test.vcd");
                                                                $monitor("clk = %b,
                                                                    reset = %b, q = %b",
                                $dumpvars(0, counter tb);
module counter tb;
   reg clk;
                                                                         clk, reset, q);
   reg reset;
                                clk \ll 0;
                                                            end
                                reset <= 1;
   wire [6:0] q;
                                 #20;
                                                            endmodule
counter counter circuit1
                                reset \leq 0;
           (clk, reset, q);
                                #20;
                                #20;
always begin
                                #20;
   clk = \sim clk;
                                #20;
   #10;
                                 $finish;
end
                             end
```

```
iverilog -o output counter.v counter_tb.v register.v adder.v
vvp output
gtkwave test.vcd &
```

Sequential Circuit Types of Sequential Circuit

Based on the characteristics of the next-state logic, we divide sequential circuits into three categories:

- 1. Regular Sequential Circuit: The state transitions in the circuit exhibit a "regular" pattern, as in a counter or shift register. The next-state logic is constructed primarily by a predesigned, "regular" component, such as an incrementor or shifter.
- **2. FSM:** The state transitions in the circuit do not exhibit a simple, repetitive pattern. The next-state logic is constructed by "random logic" and synthesized from scratch. It should be called a random sequential circuit, but is commonly known as an FSM (finite state machine).
- **3. FSMD:** The circuit consists of a regular sequential circuit and an FSM. The two parts are known as a data path and a controlpath, and the complete circuit is known as an FSMD (FSM with data path). This type of circuit is used to implement an algorithm represented by register-transfer (RT) methodology, which describes system operation by a sequence of data transfers and manipulations among registers.

Exercises

- **1.** Implement following:
 - **a.** 16 bit Register
 - **b.** 7 bit Register with synchronous enable input
 - **c.** 4 bit down counter
 - d. 4 bit down counter using synchronous design methodology
 - e. 4 bit down counter using only one module

in Verilog HDL along with a test bench.

Thank You 😂