



Advanced Topics: ATPG

- Introduction
- Defect-based Testing
- **Advanced ATPG**
 - ◆ N-detect ATPG (Stanford 1995)
 - ◆ Cell-aware ATPG (Mentor 2009)
 - ◆ Timing-aware ATPG (Mentor 2006)
 - ◆ **Power-aware ATPG**
 - * **Introduction**
 - * **DFT solutions**
 - * **ATPG solutions (KIT 2005)(Mentor 06)**
 - * **Experimental Results**
- Conclusion



$P_{\text{Test}} >> P_{\text{Function}}$

- **Test power** is much higher than **functional power**, because
 - ① Scan chain **shifting** induces high switching activities
 - ② ATPG patterns are random inputs NOT used in functional mode
- Problems
 - ◆ **Overkill**: good CUT fails testing due to large *power supply noise*
 - * Silicon data [Saxena/TI 2003]
 - ◆ Reduce **lifetime** (reliability) of CUT
 - ◆ **Damage CUT!**




Source: Mill NGBI, 2001

**Test Power Is Serious Concern
Especially for High Performance Chips**


Two Types of Test Power

- **Shift power:** When $SE=1$, scan chains shifting
 - ◆ Can be reduce by slower speed shift
- **Capture power:** When $SE=0$, capture cycle
 - ◆ Especially serious concern for *at-speed testing*
 - * Capture cycle is required to be fast




DfT Solutions [Lee00] [Yoshida02]


- ① **Shift Clock Staggering** reduces **shift power** (capture clock aligned, why?)



- ② **Capture Clock Gating** reduces **capture power**



- ③ **Test Clock Partition** reduced both **shift** (and **capture**) power




Pros and Cons

- Advantage of DfT solutions
 - ◆ 😊 Very effective
 - ◆ 😊 No or little change of ATPG
- Disadvantages of DfT solutions
 - ◆ 😞 Area over head
 - ◆ 😞 Longer test time or fault coverage loss
 - ◆ 😞 More complicated Physical / DfT design flow
 - * More test clocks, timing verification


DfT Solution Alone is Not Enough

Advanced Topics: ATPG

- Introduction
- Defect-based Testing
- **Advanced ATPG**
 - ◆ N-detect ATPG (Stanford 1995)
 - ◆ Cell-aware ATPG (Mentor 2009)
 - ◆ Timing-aware ATPG (Mentor 2006)
 - ◆ **Power-aware ATPG**
 - * **Introduction**
 - * **DFT solutions**
 - * **ATPG solutions**
 - Power Supply Noise and IR drop Metric
 - **Shift : Adjacent-fill**
 - **Capture: LCP-fill (KIT 2005), Preferred-fill (Mentor 06)**
 - * **Experimental Results**
- Conclusion





Power Supply Noise (PSN)



- Two types PSN

- di/dt : low/mid frequency, concern of package (not in this lecture)
- $IR\ drop/ground\ bounce$: high frequency, concern of testing



IR-Drop Analysis Is Slow

- **IR-drop analysis** is very slow
 - ◆ Need to **inverse** large matrices
- Alternative metrics for IR-drop during ATPG

$$I = YV \quad Y^{-1}I = V$$

① **Flip-flop Toggle Count (FFTC)**

- * Number of FFs that toggle
 - e.g. totally 4 FF
 - $0 \rightarrow 0, 1 \rightarrow 0, 1 \rightarrow 1, 0 \rightarrow 1$ **FFTC=2**

$$FFTC = \sum_{all\ FF\ k} t_k$$

② **Weighted Switching Activities (WSA)**

- * Weighted summation of gate outputs that toggle
- * w_i are user defined weights

$$WSA = \sum_{all\ gate\ outputs\ i} w_i s_i$$

Quiz


Q: What is WSA of this test pattern pair?

Suppose Inverter weight =1, the other gate weight =2.

A:


	A	B	C	E	H	J	K
V1	1	0	0	0	0	1	0
V2	1	1	0	1	1	0	0

$$WSA = \sum_{\text{all gate outputs } i} w_i s_i$$




FFTC During Scan Test

Shift mode
(4 cycles)




Capture mode
(3 cycles)




Advanced Topics: ATPG

- Introduction
- Defect-based Testing
- **Advanced ATPG**
 - ◆ N-detect ATPG (Stanford 1995)
 - ◆ Cell-aware ATPG (Mentor 2009)
 - ◆ Timing-aware ATPG (Mentor 2006)
 - ◆ **Power-aware ATPG**
 - * **Introduction**
 - * **DFT solutions**
 - * **ATPG solutions**
 - Power Supply Noise and IR-drop Metrics
 - Shift : Adjacent-fill
 - Capture: LCP-fill (**KIT 2005**), Preferred-fill (**Mentor 06**)
 - * **Experimental Results**
- Conclusion



Adjacent Fill [Sankaralingam 00]

- Aka. *Minimum Transition fill*
- To avoid **shift** power, ATPG fills x the same value as its neighbor
 - ◆ Fast and effective because
 - * Typical test cubes have many X (>80%) to fill in
- Examples:
 - ◆ 1) Before fill 0x1x ; after adjacent fill 0011
 - ◆ 2) Before fill 0xxx1xxx; after adjacent fill 00001111



Adjacent Fill Easily Reduce Shift Power


Quiz

Inverter gate weight=1. Other gate weights =2. Suppose PI=0 and last pattern scan out=0. Give a test cube 0xx0,

Q1: What is FFTC and WSA of random-fill pattern when shifted by one cycle?


Q2: What is FFTC and WSA of adjacent-fill pattern when shifted by one cycle?

Scan out



Scan in


Random-fill



Adjacent-fill


Advanced Topics: ATPG

- Introduction
- Defect-based Testing
- **Advanced ATPG**
 - ◆ N-detect ATPG (Stanford 1995)
 - ◆ Cell-aware ATPG (Mentor 2009)
 - ◆ Timing-aware ATPG (Mentor 2006)
 - ◆ **Power-aware ATPG**
 - * **Introduction**
 - * **DFT solutions**
 - * **ATPG solutions**
 - Power Supply Noise and IR drop Metrics
 - Shift : Adjacent-fill
 - Capture: LCP-fill ([KIT 2005](#)), Preferred-fill ([Mentor 06](#))
 - * **Experimental Results**
- Conclusion




Low-Capture-Power Fill (1/4) [Wen 05]

- Idea: try to minimize FFTC during capture
- Case 1: No x in PPI and PPO**
 - FFTC cannot be further improved
 - Just fill PI (maybe to reduce WSA)




Low-Capture-Power Fill (2/4)

- Case 2: Some PPI=x, but no PPO=x
 - Just assign PPI the same value as PPO
 - Example: assign $\text{PPI}_1=0$, $\text{PPI}_3=1$. $\text{FFTC}=1$



Low-Capture-Power Fill (3/4)


- Case 3: No $\text{PPI}=x$. But some $\text{PI}=x$.
 - Fill PI to justify $\text{PPI} = \text{PPO}$
 - Example: To justify $\text{PPO}_1=0$, need to assign $\text{PI}=1$. $\text{FFTC}=1$



- Criterion #1: When there are multiple $\text{PPO}=X$
 - First choose PPO that has most $\text{PPI}=X$ in its fan-in cone

Low-Capture-Power Fill (4/4)


- Case 4: Some PPI=x. Some PPO=x
- Criterion #2:
 - If type-B more than type-C, process type-B first
 - * Otherwise, process type-C first
 - After all type-B and C finished, then process type D
- Example: Type-B PPI₃=1. Type-C PPI₁=1.
 - Type-D PPI₁ turns into Type-C. PI=1



Bit-pair types

Type	PPI	PPO
A	0,1	0,1
B	X	0,1
C	0,1	X
D	X	X

LCP Fill Algorithm [Wen 05]





Quiz

Q: What are types of bit pairs?

Please follow algorithm and fill in PI/PPI to reduce FFTC.


A:



Type	PPI	PPO
A	0,1	0,1
B	X	0,1
C	0,1	X
D	X	X

Advanced Topics: ATPG


- Introduction
- Defect-based Testing
- **Advanced ATPG**
 - ◆ N-detect ATPG (Stanford 1995)
 - ◆ Cell-aware ATPG (Mentor 2009)
 - ◆ Timing-aware ATPG (Mentor 2006)
 - ◆ **Power-aware ATPG**
 - * Introduction
 - * DFT solutions
 - * **ATPG solutions**
 - Shift : Adjacent-fill
 - Capture: LCP-fill (KIT 2005), Preferred-fill (Mentor 06)
- Conclusion



Too Many X bits to Fill. Any Faster Way?


Review: COP (Video 6.3)

- **Signal probability of $x = C_x$ = probability of x being logic 1**
- Assume gate inputs are independent

	C_x
$x = \text{PI}$	0.5
	$C_x = C_a \times C_b$
	$C_x = 1 - (1 - C_a) \times (1 - C_b)$
	$C_x = C_a = C_b$

Preferred Fill [Remersaro 06]


- Idea: Fill in **the most likely PPO value** to corresponding PPI
- Calculate C_x from input to output
 - ♦ Fill $\text{PPI}=1$ if C_x of PPO is larger than $\frac{1}{2}$
 - * Otherwise, fill $\text{PPI}=0$



Preferred Fill Very Fast and Scalable

Advanced Topics: ATPG

- Introduction
- Defect-based Testing
- **Advanced ATPG**
 - ◆ N-detect ATPG (Stanford 1995)
 - ◆ Cell-aware ATPG (Mentor 2009)
 - ◆ Timing-aware ATPG (Mentor 2006)
 - ◆ **Power-aware ATPG**
 - * **Introduction**
 - * **DFT solutions**
 - * **ATPG solutions**
 - Power Supply Noise and ATPG Model
 - Shift : Adjacent-fill
 - Capture: LCP-fill (**KIT 2005**), Preferred-fill (**Mentor 06**)
 - * **Experimental Results**
- Conclusion



TI Experiments [Saxena 03]

- Different test patterns induce different switching activities
- *Minimum functional V_{DD}* (V_{min}) increases with switching activities
- PSN may cause **test overkill** if we use high SA test patterns

	Pattern name	% Nets Switching	V_{min}
High SA	quiet0.pat	22.75	1.44 V
	quiet10.pat	21.90	1.38 V
	quiet20.pat	21.88	1.37 V
	quiet30.pat	21.35	1.31 V
	quiet40.pat	18.37	1.32 V
Low SA	quiet50.pat	15.16	1.31 V
	quiet60.pat	13.05	1.31 V
	quiet70.pat	14.52	1.29 V
	quiet80.pat	10.82	1.27 V
	quiet90.pat	6.12	1.24 V
	quiet100.pat	1.47	1.21 V


FAIL $V_{min} > 1.35V$

PASS $V_{min} < 1.35V$

Table 1: A table of V_{min} value versus percentage of switching activity for different test patterns.

Power-aware vs Power-unaware [Liu 21]

- Machine-learning predict IR drop
- 45nm, Nominal $V_{DD}=0.9V$
- Commercial ATPG
 - Power-unaware ATPG
 - * 20% IR-drop larger than 0.317V
 - Power-aware ATPG
 - * Reduce FFTC 10%
 - * 6.27% longer test length, 47% longer run time




Circuit	Test Length		Fault Coverage		Runtime (min)	
	Power-unaware	power-aware	Power-unaware	power-aware	Power-unaware	power-aware
b19	1,953	2,056	98.82%	98.40%	8.68	10.80
MEMC	187	314	92.92%	92.85%	0.50	0.80
leon3mp	3,558	3,684	96.36%	95.49%	11.00	18.11
Average	1,899	2,018 (+6.27%)	96.03%	95.58% (-0.45%)	6.73	9.90 (+47%)

Summary

- Test power much larger than functional power
 - ◆ Test overkill or reduce reliability
- DfT solutions
 - ◆ Clock staggering, clock gating, clock partition
 - ◆ Effective but area/design overhead
- ATPG solutions (use FFTC and WSA as metrics)
 - ◆ Shift power : Adjacent fill
 - ◆ Capture power :
 - * LCP-fill: four cases
 - * Preferred-fill: signal probability (scalable)
- Advantage of Pa-ATPG
 - ◆ ☺ Avoid test overkill
- Disadvantages of Pa-ATPG
 - ◆ 😞 Test length inflation 😞 Run time overhead


FFT

- Q1: ***Test Clock Staggering*** reduces **shift power only**.
 - ◆ Why do not we stagger capture clock to reduce capture power too?



FFT


- Adjacent fill easily reduce shift in power
 - ◆ Q: how about shift out power?



References

- [Fang 18] Y. Fang, H. Lin, M. Sui, C. Li and E. J. Fang, "Machine-learning-based Dynamic IR Drop Prediction for ECO," 2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2018.
- [Lee 00] Whetsel, Lee. "Adapting scan architectures for low power operation." Proceedings International Test Conference 2000 (IEEE Cat. No. 00CH37159). IEEE, 2000.
- [Sankaralingam 00] R. Sankaralingam, R. R. Oruganti and N. A. Touba, "Static compaction techniques to control scan vector power dissipation," Proceedings 18th IEEE VLSI Test Symposium, 2000, pp. 35-40,
- [Remersaro 06] S. Remersaro, X. Lin, Z. Zhang, S. M. Reddy, I. Pomeranz and J. Rajski, "Preferred Fill: A Scalable Method to Reduce Capture Power for Scan Based Designs," 2006 IEEE International Test Conference, 2006.
- [Saxena 03] J. Saxena et al., "A case study of ir-drop in structured at-speed testing," International Test Conference, 2003. Proceedings. ITC 2003., 2003, pp. 1098-1104.
- [Tehranipoor 10] M. Tehranipoor and K. M. Butler, "Power Supply Noise: A Survey on Effects and Research," in IEEE Design & Test of Computers, vol. 27, no. 2, pp. 51-67, March-April 2010.
- [Wang 94] S. Wang and S. K. Gupta, "ATPG for heat dissipation minimization during test application," Proceedings., International Test Conference, 1994, pp. 250-258.
- [Wen 05] X. Wen, Y. Yamashita, S. Kajihara, Laung-Terng Wang, K. K. Saluja and K. Kinoshita, "On low-capture-power test generation for scan testing," 23rd IEEE VLSI Test Symposium (VTS'05), 2005, pp. 265-270.
- [Wang 97] S. Wang and Sandeep K. Gupta. 1997. ATPG for heat dissipation minimization during scan testing. In Proceedings of the 34th annual Design Automation Conference (DAC '97).
- [Yoshida0 2] Yoshida, Takaki, and Masafumi Watari. "MD-SCAN method for low power scan testing." Proceedings of the 11th Asian Test Symposium, 2002.(ATS'02).. IEEE, 2002.

Time Frame Expansion Model



Reference

- [Benware 03] B. Benware , C. Schuermyer , S. Ranganathan , R. Madge , P. Krishnamurthy," Impact of multipledetect test patterns on product quality, "IEEE Int'l Test Conference, 2003.
- [Ma 95] Ma, S.C., P. Franco, and E.J. McCluskey, " An Experimental Chip To evaluate Test Techniques Experimental Results," Proc. ITC, pp.663-672, 1995.
- [McCluskey 04], EJ McCluskey, JCMLi, et al "ELF-Murphy Data on Defects and Test Sets," VTS 2004.
- [Hao 93] H. Hao, E.J. McCluskey, "Very-low-voltage testing for weak CMOS logic lcs," Int'l Test Conf. 1993.
- [Hapke 09] F. Hapke, et al. "Defect-oriented cell-aware ATPG and fault simulation for industrial cell libraries and designs." IEEE Int'l Test Conference, 2009.
- [Ager 82] D. Ager, "The application of marginal voltage measurements to detect and locate defects in digital microcircuits," Microelectronics Reliability, 1982.
- [Chang 96] J. Chang, EJ McCluskey, "Quantitative analysis of very-low-voltage testing," VLSI Test Symp, 1996.


References: Parallel ATPG

- [Cai 10] X. Cai, P. Wohl, J. A. Waicukauski and P. Notiyath, "Highly efficient parallel ATPG based on shared memory," 2010 IEEE International Test Conference, 2010, pp. 1-7.

- [Daasch 00] Daasch, “Variance Reduction using Wafer Patterns in I_{DDQ} Data,” ITC pp. 189-198,2000.
- [Fugerson 88] J. Ferguson and J. Shen, “A CMOS Fault Extractor for Inductive Fault Analysis”, IEEE Tran. On CAD, pp. 1181-1194, 1998.
- [Keshavarzi 97] A. Keshavarzi and et. Al., “Intrinsic Leakage in Low Power Deep Submicron CMOS Ics,” ITC, pp.146-155, 1997.
- [Lavo 97] D. Lavo and et. al., “Bridging Fault Diagnosis in the Absence of Physical Information, “ ITC97.
- [Millman 94] S.Millman and J. Acken, “Diagnosing CMOS Bridging Faults with Stuck-at, I_{DDQ}, and Voting Model Fault Dictionaries,” IEEE Custom IC Conf., pp.17.2.1-17.2.4, 1994.
- [Nigh 97] P. Nigh and et. al., “Application and Analysis of I_{DDQ} Diagnostic Software,” ITC, pp.319-327, 1997.
- [Nigh 98] P. Nigh and et. al., “Failure Analysis of Timing and I_{DDQ}-only Failures from the SEMATECH Test Methods Experiment,” ITC, pp.43-52, 1998.
- [Sachdev 97] M. Sachdev, “Deep Sub-micron I_{DDQ} Testing: Issues and Solutions,” European Design and Test, pp.271-278, 1997.
- [Weber 95] W. Weber and A. Singh, “An Experiment of the Differential BICS for I_{DDQ} ” VTS pp 472-480 1995

② Generate Test Pattern

- Target fault : Y STF
- V_2 :
 - ◆ detect Y stuck-at one



- V_1 :
 - ◆ Y falling transition
 - ◆ Backtrace long path

