COP5621 - Spring 2020 Assignment 6 cgen


cgen reads *csem's* intermediate code from its standard input and compiles it into an assembly language program for the SPARC on its standard output. It naively expands each quadruple operation in a straight-forward manner (without any attempt at optimization). It uses the following conventions.

```
string definition
        .seg
                  "data"
LSn:
        .asciz
                  "string"
                  "text"
        .seg
        symbol definition
Bn=Lm
       function header
                  "text"
        .seg
        .global f
f:
                  %sp,(-locsize),%sp
        save
       function call
       store into %00
       store into %o1
       store into %05
                  reg containing addr of func, num args
        call
       nop
       mov
                  %00, reg
       function return
       store into %i0
       ret
       restore
```

Locals and parameters are located at %sp + n. Labels should be of the form Ln. The allocatable registers are %g1-%g7 (%1-%7) [global], %o0-%o5 (%8-%13) [output], %l0-%l7 (%16-%23) [local], %i0-%i5 (%24-%29) [input], and %f0-%f31 [floating-point]. Only %l0-%l7 and %i0-%i5 are nonscratch (retain their values across function calls). Arguments are passed to functions in the output registers and received by functions in the input registers. You may just print an error message if there are live floating-point values across calls or too many arguments for the output or input registers.

The following pages give an example C program, the intermediate code produced (which will be input to your program), and the corresponding SPARC assembly code. Also enclosed is some information about SPARC registers, activation records, and instructions. You can use the command "gcc -o name.exe name.s" to assemble and create an executable that you can test.

For this assignment, create a single file (e.g. cgen.c). E-mail this file to whalley@cs.fsu.edu before the beginning of class on April 16. Please put COP5621 somewhere on the subject line of the message. Make sure that you indicate how the file should be compiled in your header information. You should test your assignment 6 solution on program.cs.fsu.edu. You can reference my csem executable (~whalley/cop5621ex/csem) on program.cs.fsu.edu to produce quadruples as input to your program.



Layout of an Activation Record on the SPARC

```
testex.c
 Mar 31, 20 6:04
                                                                            Page 1/1
^{'} * demonstrate argument passing and simple arithmetic operations */
main()
   double x;
   int i;
   i = 10;
   x = 15;
   printf("i is %d\n", i);
   printf("x is %f\n", x);
   i += 3;
   x /= 3;
   foo(i, x);
foo(int j, double z)
   printf("jis%d\n", j);
   printf("z is %f\n", z);
```


Mar 31, 20 6:04	testex.t	Page 1/2
func main		
localloc 8		
localloc 4		
bgnstmt 9		
t1 := local 1 t2 := 10		
t3 := t1 =i t2		
bgnstmt 10		
t4 := local 0		
t5 := 15		
t6 := cvf t5		
t7 := t4 =f t6 bgnstmt 11		
t8 := "i is %d\n"		
t9 := local 1		
t10 := @i t9		
argi t8		
argi t10		
t11 := global printf		
t12 := fi t11 2		
bgnstmt 12 t13 := "x is %f\n"		
t14 := local 0		
t15 := @f t14		
argi t13		
argf t15		
t16 := global printf		
t17 := fi t16 2		
bgnstmt 13 t18 := local 1		
t19 := 3		
t20 := @i t18		
t21 := t20 +i t19		
t22 := t18 =i t21		
bgnstmt 14		
t23 := local 0		
t24 := 3 t25 := cvf t24		
t26 := @f t23		
t27 := t26 /f t25		
t28 := t23 =f t27		
bgnstmt 15		
t29 := local 1		
t30 := @i t29		
t31 := local 0 t32 := @f t31		
argi t30		
argf t32		
t33 := global foo		
t34 := fi t33 2		
fend		
func foo formal 4		
formal 8		
bgnstmt 20		
t35 := "j is %d\n"		
t36 := param 0		
t37 := @i t36		
argi t35		
argi t37 t38 := global printf		
t39 := fi t38 2		
bgnstmt 21		
t40 := "z is %f\n"		
t41 := param 1		
t42 := @f t41		
argi t40		
argf t42		
t43 := global printf		

14 := f1 t43 2 and	Mar 31, 20 6:04	testex.t	Page 2/2
	:44 := fi t43 2		
	<u> </u>		

Mai 3 i	, 20 6:04		testex.s	Page 1/2
	.seg	"text"		
	.global	main		
main:	G0110	%an (120) %an		
	save add	%sp,(-120),%sp %sp,112,%10		
	mov	10,%11		
	st	%11,[%10]		
	add	%sp,104,%10		
	mov	15,%11		
	st	%11,[%sp + 96]		
	ld	[%sp + 96],%f0		
	fitod	%f0,%f0		
	std	%f0,[%10]		
LS8:	.seg	"data"		
150.	.asciz	"i is %d\n"		
	.seg	"text"		
	sethi	%hi(LS8),%10		
	or	%10,%lo(LS8),%10		
	add	%sp,112,%11		
	ld	[%11],%12		
	sethi	%hi(printf),%13		
	or	%13,%lo(printf),%13		
	mov	%10,%o0 %12,%o1		
	call	%13,2		
	nop	013,2		
	.seg	" data "		
LS13:	_			
	.asciz	"x is %f\n"		
	.seg	"text"		
	sethi	%hi(LS13),%10		
	or add	%10,%1o(LS13),%10 %sp,104,%11		
	ldd	[%11],%f0		
	sethi	%hi(printf),%12		
	or	%12,%lo(printf),%12		
	mov	%10,%00		
	std	%f0,[%sp + 96]		
	ld	[%sp + 96],%o1		
	ld	[%sp + 100],%o2		
	call	%12,3		
	nop add	%sp,112,%10		
	mov	3,%11		
	ld	[%10],%12		
	add	%12,%11,%12		
	st	%12,[%10]		
	add	%sp,104,%10		
	mov	3,%11		
	ldd	[%10],%f0		
	st	%11,[%sp + 96]		
	ld fitod	[%sp + 96],%f2 %f2,%f2		
	fdivd	%f0,%f2,%f0		
	std	%f0,[%10]		
	add	%sp,112,%10		
	ld	[%10],%11		
	add	%sp,104,%12		
	ldd	[%12],%f0		
	sethi	%hi(foo),%13		
	or	%13,%lo(foo),%13		
	mov	\$11,800 \$50 [\$an 96]		
	std ld	%f0,[%sp + 96] [%sp + 96],%o1		
	ld	[%sp + 90], %o1		
	call	%13,3		
	nop	· 10,0		
	T-			

```
testex.s
                                                                                     Page 2/2
 Mar 31, 20 6:04
          restore
                   "text"
          .seg
         .global foo
foo:
                   %sp,(-104),%sp
%i0,[%fp + 68]
%i1,[%fp + 72]
          save
          st
          st
                   %i2,[%fp + 76]
          st
         .seg
                   " data "
LS35:
                  "j is %d\n"
"text"
          .asciz
          .seg
          sethi
                   %hi(LS35),%10
                   %10,%1o(LS35),%10
          or
          add
                   %fp,68,%11
          ld
                   [%11],%12
          sethi
                   %hi(printf),%13
                   %13,%lo(printf),%13
         or
         mov
                   %10,%00
                   %12,%o1
         mov
                   %13,2
          call
         nop
                   " data "
          .seg
LS40:
          .asciz
                  "z is %f\n"
                   "text"
          .seg
          sethi
                   %hi(LS40),%10
                   %10,%1o(LS40),%10
%fp,72,%11
          or
          add
          ldd
                   [%11],%f0
          sethi
                   %hi(printf),%12
          or
                   %12,%lo(printf),%12
                   %10,%00
          mov
                   %f0,[%sp + 96]
[%sp + 96],%o1
[%sp + 100],%o2
          std
          ld
          ld
          call
                   %12,3
         nop
          ret
         restore
```

Figure 2-2 Overlapping Register Windows



Instruction-set Mapping

The tables in this chapter describe the relationship between hardware instructions of the SPARC architecture, as defined in SPARC Processor Architecture, and the instruction set used by Sun Microsystems' SPARC Assembler.

2.1. Table Notation

The following table describes the notation used in the tables in the rest of the chapter to describe the instruction set of the assembler. In the table below, the vertical bar | indicates alternation, but brackets [] are to be taken literally:

Table 2-1 Notation

Symbol	Describes	Comment
reg	%0 %31 %g0 %g7 %o0 %o7 %10 %17 %i0 %i7	(same as %0%7) (same as %8%15) (same as %16%23) (same as %24%31)
freg	%f0 %f31	
creg	%c0 %c31	
value		(an expression involving at most one relocatable symbol)
const13	value	(a signed constant which fits in 13 bits)
const22	value	(a constant which fits in 22 bits)
asi reg _{rd}	value	(alternate address space identifier; an unsigned value fitting in 8 bits) Destination register.
reg reg rs2	•	Source register 1, source register 2.
regaddr		Address formed with register contents only.
idress	reg + reg reg + constl3 reg - constl3 constl3 + reg constl3	Address formed from register contents, immediate constant, or both.

Table 2-1 Notation—Continued

Symbol	Describes	Comment
reg_or_imm	reg _{rs2} const13	Value from either a single register, or an immediate constant.

2.2. Hardware Integer Instructions

The following table outlines the correspondence between SPARC hardware instructions and SPARC assembly-language instructions. The following notations are suffixed repeatedly to assembler mnemonics (and in upper case for SPARC architecture instruction names):

sr — for status register.

a — for instructions dealing with alternate space.

b — for byte instructions.

h — for halfword instructions.

d — for double-word instructions.

f— for referencing floating-point registers.

c — for referencing coprocessor registers.

rd — as a subscript, refers to a destination register in the argument list of an instruction.

rs — as a subscript, refers to a source register in the argument list of an instruction.

NOTE

The syntax of individual instructions is designed so that a destination operand (if any), which may be either a register or a reference to a memory location, is always the last operand in a statement.

NOTE

All Bicc and Bfcc instructions, described in the following table, may indicate that the annul bit is to be set by appending ", a" to the opcode; e.g. "bgeu, a label". The following syntax descriptions indicate the optional ", a" by enclosing it in { }:

Table 2-2 SPARC to Assembly Language Mapping

SPARC	Mnemonic	Argument List	Name	Comments
LDSB LDSH LDUB LDUH I D	ldsb ldsh ldub lduh ld	[address], reg _{rd}	Load signed byte. Load signed halfword. Load unsigned byte. Load unsigned halfword. Load word. Load double word.	(reg _{rd} must be even)

Table 2-2 SPARC to Assembly Language Mapping—Continued

SPARC	Mnemonic	Argument List	Name	Comments
LDF	ld	[address], freg	Load floating-point regis-	
		•	ter.	
LDFSR	ld	[address],%fsr		
LDDF	ldd	[address],freg _n	Load double floating-point.	
LDC	ld	[address], creg	Load coprocessor.	
LDCSR	ld	[address],%csr		
LDDC	ldd	[address], creg _{rd}	Load double coprocessor.	
LDSBA	ldsba	[regaddr]asi, reg _{ri}	Load signed byte from alternate space.	
LDSHA	ldsha	[regaddr]asi,reg		·
LDUBA	lduba	[regaddr] asi, reg		
LDUHA	lduha	[regaddr]asi,reg		
LDA	lda	[regaddr] asi, reg		
LDDA	ldda	[regaddr] asi, reg		(reg _{rd} must be even)
STB	stb	regaddr, [address]	Store byte.	(synonyms: stub, stsb)
STH	sth	regaddr, [address]		(synonyms: stuh, stsh)
ST	st	reg _{rd} , [address]		
TD	std	reg _{rd} , [address]		(reg_must be even)
STF	st	freg _{rd} , [address]		rd
STDF	std	freg _{rd} , [address]		
STFSR	st	%fsr, [address]	Store floating-point status	
			register.	
STDFQ	std	%fq, [address]	Store double floating-point	
			queue.	
STC	st	creg _{rd'} [address]	Store coprocessor.	
STDC	std	creg _{rd} , [address]		
STCSR	st	%csr, [address]		
STDCQ	std	%cq, [address]	Store double coprocessor	
0.200	1000		queue.	
STBA	stba	readdr [readdr] ori		(mmanuses at as ha
TAL	Swa	regaddr, [regaddr]asi	Store byte into alternate space.	(synonyms: stuba, stsba)
STHA	stha	regaddr, [regaddr]asi		(synonyms: stuha, stsha)
STA	sta	reg _{rd} , [regaddr] asi		(byhonyhus: 3c alia, beel
STDA	stda	reg _{rd} , [regaddr] asi		(rea must be even)
<u> </u>	 			(reg _{rd} must be even)
LDSTUB	ldstub	[address], reg	Load-store unsigned byte.	
LDSTUBA	ldstuba	[regaddr] asi, reg		
SWAP	swap	[address], reg	Swap memory word	
SWAPA	swapa	[regaddr] asi, reg	with register.	
		,		
				٠.
		•		
L	1			

Table 2-2 SPARC to Assembly Language Mapping—Continued

SPARC	Mnemonic	Argument List	Name	Comments
ADD ADDcc ADDX ADDXcc	add addcc addx addxcc	reg _{n2} , reg_or_imm, reg _{rd}	Add Add and modify icc. Add with carry.	
SUB SUBcc SUBX SUBXcc	sub subcc subx subxcc	reg _{n2} , reg_or_imm, reg _{rd}	Subtract. Subtract and modify icc. Subtract with carry.	
MULScc	mulscc	reg _{m2} , reg_or_imm, reg _{rd}	Multiply step (and modify icc).	
AND ANDCC ANDN ANDNCC OR ORCC ORN NCC	and andcc andn andncc or orcc orn orncc	reg _{n2} , reg_or_imm, reg _{nd}	And. Inclusive or.	
AOR XORcc	xorcc	reg _{m2} , reg_or_imm, reg reg _{m2} , reg_or_imm, reg _{rd}	Exclusive or.	
XNOR XNORcc	xnorcc	reg _{rs2} , reg_or_imm, reg _{rd} reg _{rs2} , reg_or_imm, reg _{rd}	Exclusive nor.	
TADDcc TSUBcc TADDccTV TSUBccTV	taddcc tsubcc taddcctv tsubcctv	reg ₁₅₂ , reg_or_imm, reg _{rd}	Tagged add. Tagged add and modify icc and trap on overflow.	
SLL SRL SRA	sll srl sra	reg _{m2} , reg_or_imm, reg _m reg _{m2} , reg_or_imm, reg _m reg _{m2} , reg_or_imm, reg _m	Shift left logical. Shift right logical. Shift right arithmetic.	
SETHI	sethi sethi	const22, reg	Set high 22 bits of r register.	(see pseudo-instructions)
SAVE RESTORE	save restore	reg_reg_or_imm, reg_ri reg_si, reg_or_imm, reg_ri		(see pseudo-instructions) (see pseudo-instructions)
Bicc	<pre>bn{,a} bne{,a} be{,a} bg{,a}</pre>	label label label label	Branch on integer condi- tion codes.	(branch never) (synonym: bnz) (synonym: bz)

Table 2-2 SPARC to Assembly Language Mapping—Continued

SPARC	Mnemonic	Argument List	Name	Comments
Bicc :	ble{,a}	label		
•,	bge{,a}	label		
	bl{,a}	label		
	bgu{,a}	label		
	bleu{,a}	label	••	(minomine h man)
	bcc{,a}	label		(synonym: bgeu)
	bcs{,a}	label		(synonym: blu)
	bpos{,a}	label		
	bneg{,a}	label		
	bvc{,a}	label		
	bvs{,a}	label		(synonym: b)
	ba{,a}	label		
FBfcc	fbn{,a}	label	Branch on floating-point	(branch never)
	fbu{,a}	label	condition codes.	
	fbg{,a}	label		
	fbug{,a}	label	·	
	fbl{,a}	label		
	fbul{,a}	label		
	fblg{,a}	label		
<i>,</i>	fbne{,a}	label		(synonym: fbnz)
	fbe{,a}	label		(synonym: fbz)
	fbue{,a}	label		
	fbge{,a}	label		
	fbuge{,a}	•		
	fble{,a}	label		
	fbule{,a}			
	fbo(,a)	label		
	fba{,a}	label		
CBccc	cbn{,a}	label	Branch on coprocessor	(branch never)
	cb3{,a}	label	condition codes.	·
	cb2{,a}	label		
	cb23{,a}	label	'	
	cb1{,a}	label		
	cb13{,a}	label		
	cb12{,a}	label	·	
	cb123{,a}	label		
	cb0{,a}	label		
	cb03[,a]	label		
	cb02{,a}	label		
	cb023{,a}			
1	cb01{,a}	label		
) ·	cb013{,a}			
₹ 1.	cb012{,a}		·	
	cba{,a}	label		
	1000(10)			



Table 2-2 SPARC to Assembly Language Mapping—Continued

SPARC	Mnemonic	Argument List	Name	Comments
CALL	call	label[,n]	(n = # of out registers used as arguments)	
UNIMP	unimp	const22	Unimplemented instruction.	
JMPL RETT IFLUSH	jmpl rett iflush	address, reg address address	Jump and link. Return from trap. Instruction cache flush.	
Ticc	tn tne te tg tle tgu tleu tleu tleu tros tneg tvc tvs	address	Trap on integer condition code. (See note.)	(synonym: tnz) (synonym: tz) (synonym: tz) (synonym: tcc) (synonym: tcs)
RDY RDPSR RDWIM RDTBR WRY WRPSR WRWIM WRTBR	rd rd rd rd rd wr wr	*y, reg_rd *psr, reg_rd *wim, reg_rd *tbr, reg_rd reg_rsl, reg_or_imm, %y reg_rsl, reg_or_imm, %psr reg_rsl, reg_or_imm, %wim		(synonym: t) (see pseudo-instructions) (see pseudo-instructions) (see pseudo-instructions) (see pseudo-instructions) (see pseudo-instructions) (see pseudo-instructions) (see pseudo-instructions) (see pseudo-instructions)

NOTE Trap numbers 16-31 are available for use by the user, and will not be usurped by Sun. Currently-defined trap numbers are those defined in /usr/include/sun4/trap.h, as follows:

0x00 ST_SYSCALL

0x01 ST_BREAKPOINT

0x02 ST_DIV0

0x03 ST_FLUSH_WINDOWS



0x04 ST_CLEAN_WINDOWS

0x05 ST_RANGE_CHECK

2.3. Hardware Floating-Point Instructions

In the table below, the types of numbers being manipulated by an instruction are denoted by the following lowercase letters:

i — integer

s --- single

d -- double

x — extended

In some cases where more than numeric type is involved, each instruction in a group is described. Otherwise, only the first member of a group is described.

Table 2-3 Floating-point Instructions

SPARC	Mnemonic	Argument List	Description
FiTOs FiTOd iTOx	fitos fitod fitox	$freg_{rs2}$, $freg_{rd}$ $freg_{rs2}$, $freg_{rd}$ $freg_{rs2}$, $freg_{rd}$	Convert integer to single. Convert integer to double. Convert integer to extended.
rsTOi	fstoi	freg _{rs2} , freg _{rd}	Convert single to integer. Convert double to integer. Convert extended to integer.
FdTOi	fdtoi	freg _{rs2} , freg _{rd}	
FxTOi	fxtoi	freg _{rs2} , freg _{rd}	
FINTS FINTd FINTx	fints fintd fintx	$freg_{rs2}$, $freg_{rd}$ $freg_{rs2}$, $freg_{rd}$ $freg_{rs2}$, $freg_{rd}$	Convert to integral-valued single. Convert to integral-valued double. Convert to integral-valued extended.
FINTRZS	fintrzs	freg _{rs2} , freg _{rd}	Convert to integral-valued single & round toward zero. Convert to integral-valued double & round toward zero. Convert to integral-valued extended & round toward zero.
FINTRZd	fintrzd	freg _{rs2} , freg _{rd}	
FINTRZx	fintrzx	freg _{rs2} , freg _{rd}	
FsT0d	fstod	freg _{rs2} , freg _{rd}	Convert single to double. Convert single to extended.
FsT0x	fstox	freg _{rs2} , freg _{rd}	
FdT0s	fdtos	freg _{rs2} , freg	Convert double to single. Convert double to extended.
FdT0x	fdtox	freg _{rs2} , freg _{rd}	
FxTOd	fxtod	freg _{rs2} , freg _{rd}	Convert extended to double. Convert extended to single.
FxTOs	fxtos	freg _{rs2} , freg _{rd}	
FMOVs	fmovs	freg _{ra} , freg _{rd}	move
FNEGs	fnegs	freg _{ra} , freg _{rd}	negate
FABSs	fabss	freg _{ra} , freg _{rd}	absolute value
CLASSS	fclasss fclassd	freg _{rs2} , freg _{rd} freg _{rs2} , freg _{rd}	classify



Table 2-3 Floating-point Instructions—Continued

SPARC	Mnemonic	Argument List	Description
FCLASSX FEXPOS FEXPOd FEXPOX	fclassx fexpos fexpod fexpox	freg _{rs2} , freg _{rd} freg _{rs2} , freg _{rd} freg _{rs2} , freg _{rd} freg _{rs2} , freg _{rd}	extract exponent
FSQRTs FSQRTd FSQRTx FADDs FADDd FADDx	fsqrts fsqrtd fsqrtx fadds faddd faddx	freg _{rs2} , freg _{rd} freg _{rs1} , freg _{rs2} , freg _{rd} freg _{rs1} , freg _{rs2} , freg _{rd} freg _{rs1} , freg _{rs2} , freg _{rd}	square root add
FSUBs FSUBd FSUBx	fsubs fsubd fsubx	freg _{rsl} , freg _{rs2} , freg _{rd} freg _{rsl} , freg _{rs2} , freg _{rd} freg _{rs1} , freg _{rs2} , freg _{rd}	subtract
FMULs FMULd FMULx	fmuls fmuld fmulx	freg _{rsl} , freg _{rs2} , freg _{rd} freg _{rsl} , freg _{rs2} , freg _{rd} freg _{rsl} , freg _{rs2} , freg _{rd}	multiply
FDIVs IVd IVx	fdivs fdivd fdivx	freg _{rs1} , freg _{rs2} , freg _{rd} freg _{rs1} , freg _{rs2} , freg _{rd} freg _{rs1} , freg _{rs2} , freg _{rd}	divide
FSCALES FSCALED FSCALEX	fscales fscaled fscalex	$freg_{rs2}$, $freg_{rd}$ $freg_{rs2}$, $freg_{rd}$ $freg_{rs2}$, $freg_{rd}$.	scale
FREMs FREMd FREMx	frems fremd fremx	$freg_{rs2}^{}$, $freg_{rd}^{}$ $freg_{rs2}^{}$, $freg_{rd}^{}$ $freg_{rs2}^{}$, $freg_{rd}^{}$	partial remainder
FQUOTS FQUOTd FQUOTx	fquots fquotd fquotx	$freg_{rs2}$, $freg_{rd}$ $freg_{rs2}$, $freg_{rd}$ $freg_{rs2}$, $freg_{rd}$	partial quotient
FCMPs FCMPd FCMPx FCMPEs FCMPEd FCMPEx	fcmps fcmpd fcmpx fcmpes fcmped fcmpex	$freg_{rsl}$, $freg_{rs2}$ $freg_{rsl}$, $freg_{rs2}$ $freg_{rsl}$, $freg_{rs2}$ $freg_{rsl}$, $freg_{rs2}$ $freg_{rsl}$, $freg_{rs2}$ $freg_{rsl}$, $freg_{rs2}$	compare Compare, generate exception if unordered.



2.4. Pseudo-Instructions

This section describes the mapping of pseudo-instructions to hardware instructions.

Table 2-4 Pseudo-Instruction to Hardware Instruction Mapping

Pseudo-Instruction		Hardware Equivalent(s)		Comment
nop		sethi	0,%g0	(no-op)
cmp	reg_, reg_or_imm	subcc	reg_si, reg_or_imm, %g0	(compare)
jmp	address	jmpl	address, %g0	
call	reg_or_imm	jmpl	reg_or_imm,%07	
tst	reg _{ssl}	orcc	reg _{El} , %g0, %g0	(test)
ret retl restore save	•	jmpl jmpl restore save	%i7+8,%g0 %o7+8,%g0 %g0,%g0,%g0 %g0,%g0,%g0	(return from subroutine) (return from leaf subroutine) (trivial restore) (trivial save) Warning: trivial save should only be used in kernel code!
set	value, reg _{rd}	or	%g0, value, reg	(if -4096 ≤ value ≤ 4095)
set	value, reg _{rd}	sethi	%hi(value), reg	(if ((value & 0x1ff) == 0))
set	value, reg _{rd}	sethi or	%hi(value), reg _{rd} ; reg _{rd} ,%lo(value), reg _{rd}	(otherwise)
•				Warning: do not use set in an instruction's delay slot.
not	reg _{rsi} , reg _{rd}	xnor	reg _{ni} , %g0, reg _{rd}	(one's complement)
not	reg	xnor	reg _n , %g0, reg _n	(one's complement)
neg	reg _{rs2} , reg _{rd}	sub	%g0, reg _{rs2} , reg _{rd}	(two's complement)
neg	reg	sub	%g0, reg _{rd} , reg _{rd}	(two's complement)
inc inc inccc inccc	reg _{rd} const13, reg _{rd} reg _{rd} const13,reg _{rd}	add add addcc addcc	reg _{rd} , 1, reg _{rd} reg _{rd} , constl3,reg _{rd} reg _{rd} , 1, reg _{rd} reg _{rd} , constl3,reg _{rd}	(increment by 1) (increment by const13) (increment by 1 and set icc) (increment by const13 and set icc)
dec dec deccc deccc	reg _{rd} const13, reg _{rd} reg _{rd} const13, reg _{rd}	sub sub subcc subcc	reg _{rd} , 1, reg _{rd} reg _{rd} , const13,reg _{rd} reg _{rd} , 1, reg _{rd} reg _{rd} , const13,reg _{rd}	(decrement by 1) (decrement by const13) (decrement by 1 and set icc) (decrement by const13 and set icc)