گزارش کار پروژه دوم سیستم های دیجیتال 1

استاد : دکتر نوابی

دانشجو: فاطمه نائینیان


شماره دانشجویی: 810198479

تاریخ تحویل 28 فروردین 1400

همه فایل ها به خوبی compile شده اند.



سوال اول شکل مدار



در سوال 3 پروژه قبل delay های زیر را داشتم که جاگذاری کردم:

Worst case delay:

To 1: a=0 b=0 c=0 d=0 s0=1 s1=0 ==>> a=1 b=1 c=1 d=1 s0=0 s1=1 35 ns

To 0: a=1 b=0 c=1 d=1 s0=0 s1=0 ==>> a=1 b=0 c=1 d=0 s0=1 s1=1 38 ns

تست بنچ

```
Ln#
       `timescale lns/lns
1
 2
     module mux41 testbench();
 3
         logic aa=0,bb=0,cc=0,dd=0,slsl=0,s0s0=0;
         logic [1:0]ss;
 5
         assign ss={slsl,s0s0};
 6
         mux41 UUT (aa, bb, cc, dd, ss, ww);
 7
        initial begin
 8
         #100 aa=1;
9
         #100 aa=0;
         #100 s0s0=1;
10
11
         #100 bb=1;
12
         #100 bb=0;
13
         #100 slsl=1;
14
        #100 dd=1;
15
16
         #100
               $stop;
17
         end
      endmodule
18
19
```



سوال دوم توضيحات:

چون mux ها باهم موازی هستند پس با محاسبه delay های یک گیت میتوانیم ان را به کل مدار نسبت دهیم.

برای نمونه داریم:

Worst case delay:


To 1: a=1 b=1 c=0 d=0 s0=0 s1=0 ==>> a=1 b=1 c=1 d=0 s0=0 s1=0

35 ns

To 0: a=1 b=1 c=1 d=0 s0=0 s1=0 ==>> a=1 b=1 c=0 d=0 s0=0 s1=0

38 ns


شكل مدار



```
timescale lns/lns
module barrel(input A,B,C,D,[1:0]s,output sho0,sho1,sho2,sho3);
mux41 T1(A,B,C,D,s,sho0);
mux41 T2(B,C,D,A,s,sho1);
mux41 T3(C,D,A,B,s,sho2);
mux41 T4(D,A,B,C,s,sho3);
endmodule
```

تست بنچ

```
Ln#
1
       `timescale lns/lns
     module barreltb();
       logic aa=0,bb=0,cc=0,dd=0,slsl=0,s0s0=0;
 4
       logic [1:0]ss;
 5
       assign ss={slsl,s0s0};
 6
       barrel UUT (aa, bb, cc, dd, ss, sho0, sho1, sho2, sho3);
7
     initial begin
8
      #60 aa=1;
9
       #60 bb=1;
10
      #60 cc=1;
11
      #60 cc=0;
12
      #60 dd=1;
13
      #60 s0s0=1;
14
      #60 s0s0=0;
15
      #60 slsl=1;
16
      #60 $stop;
17
      - end
18
     - endmodule
19
```



سوال سوم توضيحات


در این سوال واضح است که به دلیل سری بودن ، دو برابر سوال های قبل دیلی خواهیم داشت. یعنی 70 نانوثانیه برای to1 و 76 نانوثانیه برای to 0 خواهیم داشت. برای مثال:

ورودی ها را روی مقدار A=16'b1010101010101010 ثابت نگه میداریم ، سپس ۶ ها را به شکل زیر تغییر میدهیم:

To 0: s3=0 s2=1 s1=0 s0=0 => s3=0 s2=1 s1=0 s0=1 delay =76


delay =70 To 1: s3=0 s2=0 s1=0 s0=1 => s3=0 s2=0 s1=1 s0=0

شکل مدار



تست بنچ

```
Ln#
       `timescale lns/lns
1
     module mux16toltb();
      logic [15:0]AA=16'b101010101010101010;
       logic [3:0]SS=4'b0000;
 5
      mux16tol UUT (AA, SS, W);
 6
    initial begin
       #160 SS=4'b0001;
 8
       #160 SS=4'b0010;
9
       #160 SS=4'b0011;
10
      #160 SS=4'b0100:
11
      #160 SS=4'b0101:
12
       #160 SS=4'b0110;
13
      #160 SS=4'b0111:
14
      #160 SS=4'b1000;
15
      #160 SS=4'b1001;
16
      #160 $stop;
     - end
17
18
     endmodule
19
```



سوال چهارم

توضيحات


در این سوال 16 گیت موازی داریم که در نتیجه worst case یکی از انها ، برابر ست worst case کل مدار است. حال هر گیت با گیت ساخته شده در سوال 3 برابر است بنابراین همان دیلی هارا خواهیم داشت :

ورودی ها را روی مقدار A=16'b1010101010101010 ثابت نگه میداریم، سپس S ها را به شکل زیر تغییر میدهیم:

To $0: s3=0 s2=1 s1=0 s0=0 \Rightarrow s3=0 s2=1 s1=0 s0=1$ delay =76

To 1: s3=0 s2=0 s1=0 s0=1 => s3=0 s2=0 s1=1 s0=0 delay =70

شکل مدار



```
Ln#
                           timescale lns/lns
                   E module barrel16 (input [15:0]M.[3:0]S. output SHO[15:0]);
                         mux16tol T1((M[0],M[1],M[2],M[3],M[4],M[5],M[6],M[7],M[8],M[9],M[10],M[11],M[12],M[13],M[14],M[15]),S,SHO[0]);
                         mux16tol T2((M[1],M[2],M[3],M[4],M[5],M[6],M[7],M[8],M[9],M[10],M[11],M[12],M[13],M[14],M[15],M[0]),S,SHO[1]);
                         mux16tol T3((M[2],M[3],M[4],M[5],M[6],M[7],M[8],M[9],M[10],M[11],M[12],M[13],M[14],M[15],M[01,M[1]),S,SHO[2]);
                          \max\{6\text{tol } \mathbf{T7}(\{\texttt{M[6]},\texttt{M[7]},\texttt{M[8]},\texttt{M[9]},\texttt{M[10]},\texttt{M[11]},\texttt{M[12]},\texttt{M[13]},\texttt{M[14]},\texttt{M[0]},\texttt{M[0]},\texttt{M[1]},\texttt{M[2]},\texttt{M[3]},\texttt{M[4]},\texttt{M[5]}\},S,SHO[6]); \\
                         mux16tol T8([M[7],M[8],M[9],M[10],M[11],M[12],M[13],M[14],M[15],M[0],M[1],M[2],M[3],M[4],M[5],M[6],S,SHO[7]);
mux16tol T9([M[8],M[9],M[10],M[11],M[12],M[13],M[14],M[15],M[0],M[1],M[2],M[3],M[4],M[5],M[6],M[7]),S,SHO[8]);
mux16tol T10([M[9],M[10],M[11],M[12],M[13],M[14],M[15],M[0],M[1],M[2],M[3],M[4],M[5],M[6],M[7],M[8]),S,SHO[9]);
    11
    12
    13
                         mux16tol T11((M[10],M[11],M[12],M[13],M[14],M[15],M[0),M[1],M[2],M[3],M[4],M[5],M[6],M[7],M[8],M[9]),S,SHO[10]);
                         mux16tol T12((M[11],M[12],M[13],M[14],M[15],M[0],M[1],M[2],M[3],M[4],M[5],M[6],M[7],M[8],M[9],M[0]),S,SHO[11]);
                          \texttt{mux16to1} \ \ \texttt{T13}(\{\texttt{M}[12],\texttt{M}[13],\texttt{M}[14],\texttt{M}[15],\texttt{M}[0],\texttt{M}[1],\texttt{M}[2],\texttt{M}[3],\texttt{M}[4],\texttt{M}[5],\texttt{M}[6],\texttt{M}[7],\texttt{M}[8],\texttt{M}[9],\texttt{M}[10],\texttt{M}[11]\},S,\texttt{SHO}[12]); \\
    15
    16
                          \\ \text{mux16to1 T14}(\{\texttt{M}[13],\texttt{M}[14],\texttt{M}[15],\texttt{M}[0],\texttt{M}[1],\texttt{M}[2],\texttt{M}[3],\texttt{M}[4],\texttt{M}[5],\texttt{M}[6],\texttt{M}[7],\texttt{M}[8],\texttt{M}[9],\texttt{M}[10],\texttt{M}[11],\texttt{M}[12]\},S,SHO[13]); \\ \\ \text{mux16to1 T14}(\{\texttt{M}[13],\texttt{M}[14],\texttt{M}[15],\texttt{M}[0],\texttt{M}[1],\texttt{M}[2],\texttt{M}[3],\texttt{M}[4],\texttt{M}[5],\texttt{M}[6],\texttt{M}[7],\texttt{M}[8],\texttt{M}[9],\texttt{M}[10],\texttt{M}[11],\texttt{M}[12]\},S,SHO[13]); \\ \text{mux16to1 T14}(\{\texttt{M}[13],\texttt{M}[14],\texttt{M}[15],\texttt{M}[0],\texttt{M}[1],\texttt{M}[2],\texttt{M}[3],\texttt{M}[6],\texttt{M}[6],\texttt{M}[7],\texttt{M}[8],\texttt{M}[9],\texttt{M}[10],\texttt{M}[11],\texttt{M}[12]\},S,SHO[13]); \\ \text{mux16to1 T14}(\{\texttt{M}[13],\texttt{M}[14],\texttt{M}[15],\texttt{M}[14],\texttt{M}[15],\texttt{M}[14],\texttt{M}[15],\texttt{M}[14],\texttt{M}[15],\texttt{M}[14],\texttt{M}[15],\texttt{M}[14],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{M}[15],\texttt{
    17
                          \max\{\texttt{fol} \ \texttt{T15}(\{\texttt{M[14]},\texttt{M[15]},\texttt{M[0]},\texttt{M[1]},\texttt{M[2]},\texttt{M[3]},\texttt{M[4]},\texttt{M[5]},\texttt{M[6]},\texttt{M[7]},\texttt{M[8]},\texttt{M[9]},\texttt{M[10]},\texttt{M[11]},\texttt{M[12]},\texttt{M[13]}\},S,SHO[14]); 
    18
```

نست بنچ

```
Ln#
       'timescale lns/lns
 1
 2
     module barrell6tb();
 3
       logic [15:0]m=16'b0100100100100100;
 4
       logic [3:0]ss=4'b00000;
 5
       wire sho[15:0];
 6
       barrel16 UUT (m, ss, sho);
     initial begin
 7
 8
       #150 ss=4'b0010:
 9
       #150 ss=4'b0110:
10
       #150 ss=4'b0100;
11
       #150 ss=4'b1100:
12
       #150 ss=4'bl110:
13
       #150 ss=4'bl1111;
14
       #150 ss=4'b1011;
15
       #150 m=16'b0100100101100100:
16
       #150 m=16'b0100110101100100;
17
       #150 m=16'b0100100100100100;
18
       #150 m=16'b0100100100100110:
19
       #150 m=16'b0100100110100100;
20
       #150 m=16'b0110100100100100:
21
       #150 ss=4'b1010;
22
       #150 ss=4'b0010;
23
       #150 Sstop;
24
      end
25
       endmodule
```

