به نام خدا

گزارشکار پروژه 6 سیستم های دیجیتال 1

دکتر نوابی

دانشجو : فاطمه نائینیان

شماره دانشجویی :810198479

تیر 1400



Result X3 = X1 * X2 = $(-1)^{s1}$ (M1 x 2^{E1}) * $(-1)^{s2}$ (M2 x 2^{E2})

S3=S1^S2

M3=M1 * M2

E3=E1+E2-bias

a)Block digram





Sequential



FP multiplier



B)



Fp multiplier



c)wrapper


B[22:0]
A[22:0]
S
CO
48 bit mantis
mantis[45:CO,22:0]
start Mul
done Mul
32A
A[30:23]
Ci
9
Adder
9
R Reg
9EXP
EXP[7:0]
32
result
32B
B[30:23]
9
ldR
clk
rst
startFP
doneFP
A[31]
sign
B[31]


Breg[22:0]
Areg[22:0]
32
Areg
32
ldA
FP
multiplier
32
out reg
32
ld
32
Breg
32
ldB
24
mantisreg
24
ldm

D)Sequential multiplier



E) FP multiplier

Datapass

```
Ln#
 1  `timescale 1ns/1ns
 2  module fp_multiplier_DP(input [31:0]Abus,Bbus,input ci,clk,rst,ldA,ldB,ldR,initR,output[7:0]EXPout);
 3          reg [31:0]Areg,Breg;
 4          wire [8:0]Rbus;
 5          reg [8:0]Rreg;
 6          always@(posedge clk,posedge rst)begin
 7                  if(rst) Areg<=32'd0;
 8                  else if(ldA) Areg<=Abus;
 9          end
10          always@(posedge clk,posedge rst)begin
11                  if(rst) Breg<=32'd0;
12                  else if(ldB) Breg<=Bbus;
13          end
14          assign Rbus={1'b0,Areg[30:23]}+{1'b0,Breg[30:23]};
15          always@(posedge clk,posedge rst)begin
16                  if(rst) Rreg<=9'd0;
17                  else begin
18                          if(initR) Rreg<=9'd0;
19                          else if(ldR) Rreg<=Rbus;
20                  end
21          end
22          assign EXPout=Rreg[7:0]+ci+8'b10000001;
23  endmodule
```

Control

```
Ln#
 1  `timescale 1ns/1ns
 2  module fp_multiplier_CONTROL(input clk,rst,startFP,doneMUL,output ldA,ldB,ldR,startMUL,doneFP,initR);
 3          reg doneFP_temp,ldA_temp,ldB_temp,startMUL_temp,ldR_temp,initR_temp;
 4          reg [2:0]ns,ps;
 5          parameter[2:0]Idle=0 ,Load=1 ,Mul=2 ,Waitmul=3 ,Add=4;
 6          always@(ps,startFP,doneMUL)begin
 7                  ns=Idle;
 8                  {ldA_temp,ldB_temp,ldR_temp,startMUL_temp,doneFP_temp,initR_temp}=7'b0;
 9                  case(ps)
10                  Idle:begin ns=startFP?Load:Idle; doneFP_temp=1'b1; end
11                  Load:begin ns=startFP?Load:Mul; ldA_temp=1'b1; ldB_temp=1'b1; end
12                  Mul:begin ns=Waitmul; startMUL_temp=1'b1; end
13                  Waitmul:begin ns=doneMUL?Add:Waitmul; initR_temp=1'b1; end
14                  Add:begin ns=Idle;ldR_temp=1'b1; end
15                  default: ns=Idle;
16                  endcase
17          end
18          always @(posedge clk,posedge rst)begin
19                  if(rst) ps<=3'b0;
20                  else ps<=ns;
21          end
22          assign ldR=ldR_temp;
23          assign ldA=ldA_temp;
24          assign ldB=ldB_temp;
25          assign startMUL=startMUL_temp;
26          assign doneFP=doneFP_temp;
27          assign initR=initR_temp;
28  endmodule
```

Top level

```
Ln#
 1  `timescale 1ns/1ns
 2  module fp_multiplier_TOP(input clk,rst,startFP,input [31:0]A,B,output doneFP,output [31:0]fpOUT);
 3         wire ldA,ldB,ldR,startMul,doneMul,initR;
 4         wire [47:0]resultBus;
 5         wire[7:0]EXPout;
 6         seq_multiplier_TOP Z1(clk,rst,startMul,{1'b1,A[22:0]},{1'b1,B[22:0]},resultBus,doneMul);
 7         fp_multiplier_DP X1(A,B,resultBus[47],clk,rst,ldA,ldB,ldR,initR,EXPout);
 8         fp_multiplier_CONTROL Y1(clk,rst,startFP,doneMul,ldA,ldB,ldR,startMul,doneFP,initR);
 9         assign fpOUT[22:0]=resultBus[47]?(~rst & resultBus[46:24]):(~rst & resultBus[45:23]);
10         assign fpOUT[31:23]={~rst&(A[31]^B[31]),EXPout[7:0]};
11  endmodule
12
```

Test bench

```
Ln#
 1  `timescale 1ns/1ns
 2  module fp_multiplier_TB();
 3          reg clk=1'b0;
 4          reg [31:0]A,B;
 5          reg rst=1'b1;
 6          reg startFP=1'b0;
 7          wire doneFP;
 8          wire [31:0]fpOUT;
 9          fp_multiplier_TOP X1(clk,rst,startFP,A,B,doneFP,fpOUT);
10          always #50 clk=~clk;
11          initial begin
12          #60 rst=1'b0;
13          #30 A={1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,23'd99999256};
14          #30 B={1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,23'd99999256};
15          #130 startFP=1'b1;
16          #230 startFP=1'b0;
17          #5000 $stop;
18          end
19  endmodule
```

Waveform



F)wrapper

Datapass

inwrapper

```
Ln#
1   `timescale 1ns/1ns
2   module INwrapper_DP(input clk,rst,ldA,ldB,input [31:0]inBus,output[31:0] Areg,Breg);
3           reg[31:0] Areg_temp,Breg_temp;
4           always @(posedge clk,posedge rst) begin
5                   if(rst) Areg_temp<=32'd0;
6                   else if(ldA) Areg_temp<=inBus;
7           end
8           always @(posedge clk,posedge rst) begin
9                   if(rst) Breg_temp<=32'd0;
10                  else if(ldB) Breg_temp<=inBus;
11          end
12          assign Areg=Areg_temp;
13          assign Breg=Breg_temp;
14  endmodule
```

outwrapper

```
Ln#
1   `timescale 1ns/1ns
2   module OUTwrapper_DP(input clk,rst,ld,input [31:0]fpOUT,output[31:0]outBus);
3           reg [31:0]outBus_temp;
4           always@(posedge clk,posedge rst)begin
5                   if(rst) outBus_temp<=32'b0;
6                   else if(ld) outBus_temp=fpOUT;
7           end
8           assign outBus=outBus_temp;
9   endmodule
```

Control

outwrapper

```
Ln#
 1  `timescale 1ns/1ns
 2  module OUTwrapper_CONTROL(input clk,rst,resultAccept,doneFP,output resultReady,ld);
 3          reg resultReady_temp,ld_temp;
 4          reg[1:0]ns,ps;
 5          parameter[1:0] Idle=0,Load=1,Ready=2;
 6          always@(doneFP,ps,resultAccept)begin
 7                  ns=Idle;
 8                  {ld_temp,resultReady_temp}=2'b0;
 9                  case(ps)
10                  Idle:ns=doneFP?Load:Idle;
11                  Load:begin ns=Ready; ld_temp=1'b1; end
12                  Ready:begin ns=resultAccept?Idle:Ready; resultReady_temp=1'b1;end
13                  endcase
14          end
15          always@(posedge clk,posedge rst) begin
16                  if(rst) ps<=Idle;
17                  else ps<=ns;
18          end
19          assign resultReady=resultReady_temp;
20          assign ld=ld_temp;
21  endmodule
```

inwrapper

```
Ln#
 2  module INwrapper_CONTROL(input clk,rst,inReady,output startFP,inAccept,ldA,ldB);
 3          reg startFP_temp,ldA_temp,ldB_temp,inAccept_temp;
 4          reg[2:0]ns,ps;
 5          parameter[2:0] Idle1=0,Load1=1,Check1=2,Idle2=3,Load2=4,Check2=5;
 6          always@(ps,inReady)begin
 7                  ns=Idle1;
 8                  {ldA_temp,ldB_temp,startFP_temp,inAccept_temp}=4'b0;
 9                  case(ps)
10                  Idle1:ns=inReady?Load1:Idle1;
11                  Load1:begin ns=Check1; ldA_temp=1'b1; end
12                  Check1:begin ns=inReady?Check1:Idle2;inAccept_temp=1'b1;end
13                  Idle2:ns=inReady?Load2:Idle2;
14                  Load2:begin ns=Check2; ldB_temp=1'b1; end
15                  Check2:begin ns=inReady?Check2:Idle1;inAccept_temp=1'b1;startFP_temp=1'b1; end
16                  endcase
17          end
18          always@(posedge clk,posedge rst)begin
19                  if(rst) ps<=Idle1;
20                  else ps<=ns;
21          end
22          assign startFP=startFP_temp;
23          assign ldA=ldA_temp;
24          assign ldB=ldB_temp;
25          assign inAccept=inAccept_temp;
26  endmodule
```

Toplevel

inwrapper

```
`timescale 1ns/1ns
module INwrapper_TOP(input inReady,clk,rst,input [31:0]inBus,output inAccept,startFP,output[31:0]Areg,Breg);
        wire ldA,ldB;
        INwrapper_DP X1(clk,rst,ldA,ldB,inBus,Areg,Breg);
        INwrapper_CONTROL Y1(clk,rst,inReady,startFP,inAccept,ldA,ldB);
endmodule
```

outwrapper

```
`timescale 1ns/1ns
module OUTwrapper_TOP(input clk,rst,doneFP,resultAccept,input[31:0]fpOUT,output [31:0]outBus,output resultReady);
        wire ld;
        OUTwrapper_DP X1(clk,rst,ld,fpOUT,outBus);
        OUTwrapper_CONTROL Y1(clk,rst,resultAccept,doneFP,resultReady,ld);
endmodule
```

Testbench

outwrapper

```
`timescale 1ns/1ns
module OUTwrapper_TB();
        reg clk=1'b0;
        reg rst=1'b0;
        reg doneFP=1'b0;
        reg resultAccept=1'b0;
        reg[31:0] fpOUT;
        wire [31:0]outBus;
        wire resultReady;

        OUTwrapper_TOP X1(clk,rst,doneFP,resultAccept,fpOUT,outBus,resultReady);
        always #5 clk=~clk;
        initial begin
        #3 fpOUT=$random;
        #10 doneFP=1'b1;
        #30 resultAccept=1'b1;
        #20 doneFP=1'b0;
        #3 fpOUT=$random;
        #10 doneFP=1'b1;
        #30 resultAccept=1'b0;
        #20 doneFP=1'b0;
        #200 $stop;
        end
endmodule
```

inwrapper

```
Ln#
 1   `timescale 1ns/1ns
 2   module INwrapper_TB();
 3           reg clk=1'b0;
 4           reg rst=1'b0;
 5           reg ldA=1'b0;
 6           reg ldB=1'b0;
 7           reg [31:0]inBus;
 8           reg inReady=1'b0;
 9           wire [31:0]Areg,Breg;
10           INwrapper_TOP X1(inReady,clk,rst,inBus,inAccept,startFP,Areg,Breg);
11           always #5 clk=~clk;
12           initial begin
13           #3 inBus=$random;
14           #10 inReady=1'b1;
15           #10 inReady=0;
16           #30 inBus=$random;
17           #10 inReady=1'b1;
18           #10 inReady=1'b0;
19           #100 $stop;
20           end
21  endmodule
```

Waveform

outwrapper

inwrapper



G) sequential

Datapass

```
Ln#
1  module seq_multiplier_DP(input clk,rst,loadA,loadB,loadP,shiftA,initP,Bsel,input[23:0]Abus,Bbus,output [47:0]resultbus,output A0);
2          reg [23:0]Areg,Breg,Preg;
3          wire [23:0] BAnd;
4          wire [24:0] Addbus;
5
6          always @(posedge clk,posedge rst)begin
7                  if (rst) Breg <= 24'b0;
8                  else if(loadB) Breg <= Bbus;
9          end
10
11
12         always @(posedge clk,posedge rst)begin
13                 if (rst) Preg <= 24'b0;
14                 else begin
15                         if(initP)Preg <=24'b0;
16                         else if(loadP) Preg <= Addbus[24:1];
17                 end
18         end
19
20         always @(posedge clk,posedge rst)begin
21                 if (rst) Areg <= 24'b0;
22                 else begin
23                         if(loadA) Areg <=Abus;
24                         else if(shiftA) Areg <= {Addbus[0],Areg[23:1]};
25                 end
```

```
26             end
27
28             assign BAnd=Bsel? Breg:24'b0;
29             assign Addbus=BAnd + Preg ;
30             assign resultbus = {Preg ,Areg} ;
31             assign A0=Areg[0];
32
33     endmodule
```

Control

```
module seq_multiplier_CONTROL(input clk ,rst,start,A0,output reg loadA,shiftA,loadB,loadP,initP,Bsel,ready);
        wire co;
        reg ldcounter,inccounter;
        reg [1:0]ps , ns;
        reg [4:0]count;
        parameter [1:0] Idle=0 , Init=1 , Load=2 , Shift=3;

        always@(ps,start,A0,co) begin
                ns=0;
                {loadA,shiftA,loadB,loadP,initP,Bsel,ready}=7'b0;
                {ldcounter , inccounter}=2'b0;
                case(ps)
                        Idle: begin ns= start ? Init : Idle ; ready=1'b1;   end
                        Init: begin ns= start ? Init : Load ; ldcounter=1'b1; initP=1'b1;   end
                        Load: begin ns= Shift ; loadA=1'b1 ; loadB=1'b1;  end
                        Shift: begin ns= co ? Idle : Shift ; loadP=1'b1; shiftA=1'b1; inccounter=1'b1; Bsel=A0;  end
                        default: ns=Idle;
                endcase
        end

        always@(posedge clk,posedge rst)begin
                if(rst) ps <= Idle;
                else ps <= ns;
        end
```

```
                end

        always@(posedge clk,posedge rst)begin
                if(rst) ps <= Idle;
                else ps <= ns;
        end

        always@(posedge clk,posedge rst) begin
                if(rst) count <= 5'b0;
                else begin
                        if(ldcounter) count <= 5'd8;
                        else if(inccounter) count <=count+1;
                end
        end

        assign co= & {count};

endmodule
```

Toplevel

```
Ln#
module  seq_multiplier_TOP (input clk,rst,start,input [23:0]A,B ,output [47:0]resultbus, output ready);
        wire A0;
        wire loadA,shiftA,loadP,initP,Bsel;

        seq_multiplier_DP dp(clk,rst,loadA,loadB,loadP,shiftA,initP,Bsel,A,B,resultbus,A0);
        seq_multiplier_CONTROL cu(clk,rst,start,A0,loadA,shiftA,loadB,loadP,initP,Bsel,ready);
endmodule
```

Testbench

```
2   module seq_multiplier_TB();
3           reg clk=1'b0;
4           reg rst=0;
5           reg start=0;
6           reg [23:0]A;
7           reg [23:0]B;
8           wire [47:0]resultbus;
9           wire ready;
10          seq_multiplier_TOP uut(clk,rst,start,A,B,resultbus,ready);
11          always #5 clk <= ~clk;
12          initial begin
13          #3 rst=1;
14          #3 rst=0;
15          #13 A=24'd2;
16          #13 B=24'd2;
17          #3 start=1;
18          #13 start=0;
19          #100 A=24'd5;
20          #100 B=24'd5;
21          #400 start=1;
22          #13 start=0;
23          #100 A={1'b1,23'd99999256};
24          #100 B={1'b1,23'd99999256};
25          #400 start=1;
26          #13 start=0;
```

Waveform



H) complete design

Toplevel

```
Ln#
1   `timescale 1ns/1ns
2   module complete_design(input clk,rst,inReady,resultAccepted,input[31:0]inBus,output[31:0]outBus,output inAccept,resultReady);
3           wire startFP,doneFP;
4           wire [31:0]A,B;
5           wire[31:0]fpOUT;
6           INwrapper_TOP Y1(inReady,clk,rst,inBus,inAccept,startFP,A,B);
7           fp_multiplier_TOP X1(clk,rst,startFP,A,B,doneFP,fpOUT);
8           OUTwrapper_TOP Z1(clk,rst,doneFP,resultAccept,fpOUT,outBus,resultReady);
9   endmodule
```

Testbench

```
Ln#
1   `timescale 1ns/1ns
2   module complete_design_TB();
3           reg clk=1'b0;
4           reg rst=1'b1;
5           reg inReady=1'b0;
6           reg resultAccepted=1'b0;
7           reg [31:0]inBus;
8           wire inAccept,resultReady;
9           wire [31:0]outBus;
10          complete_design X1(clk,rst,inReady,resultAccepted,inBus,outBus,inAccept,resultReady);
11          always #100 clk=~clk;
12          initial begin
13          #50 rst=1'b0;
14          #200 inBus={1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,23'd99999256};
15          #200 inReady=1'b1;
16          #200 inReady=1'b0;
17          #200 inBus={1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,23'd99999256};
18          #200 inReady=1'b1;
19          #200 inReady=1'b0;
20          #5000 resultAccepted=1'b1;
21          #5000 $stop;
22          end
23  endmodule
```

Waveform



i)

Sequential





j)

Outwrapper





Inwrapper

	Task	Time
✔	Compile Design	00:00:27
✔	Analysis & Synthesis	00:00:11
✔	Fitter (Place & Route)	00:00:08
✔	Assembler (Generate programming files)	00:00:02
✔	Timing Analysis	00:00:04
✔	EDA Netlist Writer	00:00:02
	Edit Settings	
	Program Device (Open Programmer)	



k)

Fp

	Task	Time
✔	Compile Design	00:00:28
✔	Analysis & Synthesis	00:00:12
✔	Fitter (Place & Route)	00:00:09
✔	Assembler (Generate programming files)	00:00:02
✔	Timing Analysis	00:00:03
✔	EDA Netlist Writer	00:00:02
	Edit Settings	
	Program Device (Open Programmer)	



Complete design





L)

Fp multiplier

```
1   `timescale 1ns/1ns
2   module fp_multiplier_TB();
3           reg clk=1'b0;
4           reg [31:0]A,B;
5           reg rst=1'b1;
6           reg startFP=1'b0;
7           wire doneFP1,doneFP2;
8           wire [31:0]fpOUT1,fpOUT2;
9           fp_multiplier_TOP X1(clk,rst,startFP,A,B,doneFP1,fpOUT1);
10          fp_multiplier_TOP_syn o(clk,rst,startFP,A,B,doneFP2,fpOUT2);
11          always #50 clk=~clk;
12          initial begin
13          #60 rst=1'b0;
14          #30 A={1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,23'd99999256};
15          #30 B={1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,23'd99999256};
16          #130 startFP=1'b1;
17          #230 startFP=1'b0;
18          #5000 $stop;
19          end
20  endmodule
```



Complete design

```
1   `timescale 1ns/1ns
2   module complete_design_TB();
3           reg clk=1'b0;
4           reg rst=1'b1;
5           reg inReady=1'b0;
6           reg resultAccepted=1'b0;
7           reg [31:0]inBus;
8           wire inAccept1,inAccept2,resultReady1,resultReady2;
9           wire [31:0]outBus1,outBus2;
10          complete_design X1(clk,rst,inReady,resultAccepted,inBus,outBus1,inAccept1,resultReady1);
11          complete_design_syn u(clk,rst,inReady,resultAccepted,inBus,outBus2,inAccept2,resultReady2);
12          always #100 clk=~clk;
13          initial begin
14          #50 rst=1'b0;
15          #200 inBus={1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,23'd99999256};
16          #200 inReady=1'b1;
17          #200 inReady=1'b0;
18          #200 inBus={1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,23'd99999256};
19          #200 inReady=1'b1;
20          #200 inReady=1'b0;
21          #5000 resultAccepted=1'b1;
22          #10000 $stop;
23          end
24  endmodule
```



m)