

به نام خدا


گزارشکار پروژه 6 سیستم های دیجیتال 1

دکتر نوابی

دانشجو : فاطمه نائینیان

شماره دانشجویی : 810198479

تیر 1400





$$\text{Result } X3 = X1 * X2 = (-1)^{s1} (M1 \times 2^{E1}) * (-1)^{s2} (M2 \times 2^{E2})$$

$$S3 = S1 \oplus S2$$


$$M3 = M1 * M2$$

$$E3 = E1 + E2 - \text{bias}$$


a) Block diagram




Sequential




FP multiplier





B)




Fp multiplier



c) wrapper



D) Sequential multiplier



E) FP multiplier

Datapass

```
Ln# |
1 | `timescale 1ns/1ns
2 | module fp_multiplier_DP(input [31:0]Abus,Bbus,input ci,clk,rst,ldA,ldB,ldR,initR,output[7:0]EXPout);
3 |     reg [31:0]Areg,Breg;
4 |     wire [8:0]Rbus;
5 |     reg [8:0]Rreg;
6 |     always@(posedge clk,posedge rst)begin
7 |         if(rst) Areg<=32'd0;
8 |         else if(ldA) Areg<=Abus;
9 |     end
10 |    always@(posedge clk,posedge rst)begin
11 |        if(rst) Breg<=32'd0;
12 |        else if(ldB) Breg<=Bbus;
13 |    end
14 |    assign Rbus={1'b0,Areg[30:23]}+{1'b0,Breg[30:23]};
15 |    always@(posedge clk,posedge rst)begin
16 |        if(rst) Rreg<=9'd0;
17 |        else begin
18 |            if(initR) Rreg<=9'd0;
19 |            else if(ldR) Rreg<=Rbus;
20 |        end
21 |    end
22 |    assign EXPout=Rreg[7:0]+ci+8'b10000001;
23 | endmodule
```

Control

```
Ln# |
1 | `timescale 1ns/1ns
2 | module fp_multiplier_CONTROL(input clk,rst,startFP,doneMUL,output ldA,ldB,ldR,startMUL,doneFP,initR);
3 |     reg doneFP_temp,ldA_temp,ldB_temp,startMUL_temp,ldR_temp,initR_temp;
4 |     reg [2:0]ns,ps;
5 |     parameter[2:0]Idle=0 ,Load=1 ,Mul=2 ,Waitmul=3 ,Add=4;
6 |     always@(ps,startFP,doneMUL)begin
7 |         ns=Idle;
8 |         {ldA_temp,ldB_temp,ldR_temp,startMUL_temp,doneFP_temp,initR_temp}=7'b0;
9 |         case (ps)
10 |            Idle:begin ns=startFP?Load:Idle; doneFP_temp=1'b1; end
11 |            Load:begin ns=startFP?Load:Mul; ldA_temp=1'b1; ldB_temp=1'b1; end
12 |            Mul:begin ns=Waitmul; startMUL_temp=1'b1; end
13 |            Waitmul:begin ns=doneMUL?Add:Waitmul; initR_temp=1'b1; end
14 |            Add:begin ns=Idle;ldR_temp=1'b1; end
15 |            default: ns=Idle;
16 |        endcase
17 |    end
18 |    always @(posedge clk,posedge rst)begin
19 |        if(rst) ps<=3'b0;
20 |        else ps<=ns;
21 |    end
22 |    assign ldR=ldR_temp;
23 |    assign ldA=ldA_temp;
24 |    assign ldB=ldB_temp;
25 |    assign startMUL=startMUL_temp;
26 |    assign doneFP=doneFP_temp;
27 |    assign initR=initR_temp;
28 | endmodule
```



Top level

```
Ln#
1 | timescale 1ns/1ns
2 | module fp_multiplier_TOP(input clk,rst,startFP,input [31:0]A,B,output doneFP,output [31:0]fpOUT);
3 |     wire ldA,ldB,ldR,startMul,doneMul,initR;
4 |     wire [47:0]resultBus;
5 |     wire[7:0]EXPout;
6 |     seq_multiplier_TOP Z1(clk,rst,startMul,{1'b1,A[22:0]},{1'b1,B[22:0]},resultBus,doneMul);
7 |     fp_multiplier_DP X1(A,B,resultBus[47],clk,rst,ldA,ldB,ldR,initR,EXPout);
8 |     fp_multiplier_CONTROL Y1(clk,rst,startFP,doneMul,ldA,ldB,ldR,startMul,doneFP,initR);
9 |     assign fpOUT[22:0]=resultBus[47]?(~rst & resultBus[46:24]):(~rst & resultBus[45:23]);
10 |    assign fpOUT[31:23]=~rst&(A[31]^B[31]),EXPout[7:0]);
11 | endmodule
12 |
```

Test bench

```
Ln#
1 | timescale 1ns/1ns
2 | module fp_multiplier_TB();
3 |     reg clk=1'b0;
4 |     reg [31:0]A,B;
5 |     reg rst=1'b1;
6 |     reg startFP=1'b0;
7 |     wire doneFP;
8 |     wire [31:0]fpOUT;
9 |     fp_multiplier_TOP X1(clk,rst,startFP,A,B,doneFP,fpOUT);
10 |    always #50 clk=~clk;
11 |    initial begin
12 |        #60 rst=1'b0;
13 |        #30 A={1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,23'd99999256};
14 |        #30 B={1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,23'd99999256};
15 |        #130 startFP=1'b1;
16 |        #230 startFP=1'b0;
17 |        #5000 $stop;
18 |    end
19 | endmodule
```

Waveform



F)wrapper

Datapass

inwrapper

Ln#	
1	`timescale 1ns/1ns
2	module INwrapper_DP(input clk,rst,ldA,ldB,input [31:0]inBus,output[31:0] Areg,Breg);
3	reg[31:0] Areg_temp,Breg_temp;
4	always @(posedge clk,posedge rst) begin
5	if(rst) Areg_temp<=32'd0;
6	else if(ldA) Areg_temp<=inBus;
7	end
8	always @(posedge clk,posedge rst) begin
9	if(rst) Breg_temp<=32'd0;
10	else if(ldB) Breg_temp<=inBus;
11	end
12	assign Areg=Areg_temp;
13	assign Breg=Breg_temp;
14	endmodule

outwrapper

Ln#	
1	`timescale 1ns/1ns
2	module OUTwrapper_DP(input clk,rst,ld,input [31:0]fpOUT,output[31:0]outBus);
3	reg [31:0]outBus_temp;
4	always@(posedge clk,posedge rst)begin
5	if(rst) outBus_temp<=32'b0;
6	else if(ld) outBus_temp=fpOUT;
7	end
8	assign outBus=outBus_temp;
9	endmodule

Control

outwrapper

```
Ln#
1 | `timescale 1ns/1ns
2 | module OUTwrapper_CONTROL(input clk,rst,resultAccept,doneFP,output resultReady,ld);
3 |     reg resultReady_temp,ld_temp;
4 |     reg[1:0]ns,ps;
5 |     parameter[1:0] Idle=0,Load=1,Ready=2;
6 |     always@(doneFP,ps,resultAccept)begin
7 |         ns=Idle;
8 |         {ld_temp,resultReady_temp}=2'b0;
9 |         case(ps)
10 |             Idle:ns=doneFP?Load:Idle;
11 |             Load:begin ns=Ready; ld_temp=1'b1; end
12 |             Ready:begin ns=resultAccept?Idle:Ready; resultReady_temp=1'b1;end
13 |         endcase
14 |     end
15 |     always@(posedge clk,posedge rst) begin
16 |         if(rst) ps<=Idle;
17 |         else ps<=ns;
18 |     end
19 |     assign resultReady=resultReady_temp;
20 |     assign ld=ld_temp;
21 | endmodule
```

inwrapper

```
Ln#
2 | module INwrapper_CONTROL(input clk,rst,inReady,output startFP,inAccept,ldA,ldB);
3 |     reg startFP_temp,ldA_temp,ldB_temp,inAccept_temp;
4 |     reg[2:0]ns,ps;
5 |     parameter[2:0] Idle1=0,Load1=1,Check1=2,Idle2=3,Load2=4,Check2=5;
6 |     always@(ps,inReady)begin
7 |         ns=Idle1;
8 |         {ldA_temp,ldB_temp,startFP_temp,inAccept_temp}=4'b0;
9 |         case(ps)
10 |             Idle1:ns=inReady?Load1:Idle1;
11 |             Load1:begin ns=Check1; ldA_temp=1'b1; end
12 |             Check1:begin ns=inReady?Check1:Idle2;inAccept_temp=1'b1;end
13 |             Idle2:ns=inReady?Load2:Idle2;
14 |             Load2:begin ns=Check2; ldB_temp=1'b1; end
15 |             Check2:begin ns=inReady?Check2:Idle1;inAccept_temp=1'b1;startFP_temp=1'b1; end
16 |         endcase
17 |     end
18 |     always@(posedge clk,posedge rst)begin
19 |         if(rst) ps<=Idle1;
20 |         else ps<=ns;
21 |     end
22 |     assign startFP=startFP_temp;
23 |     assign ldA=ldA_temp;
24 |     assign ldB=ldB_temp;
25 |     assign inAccept=inAccept_temp;
26 | endmodule
```

Toplevel

inwrapper

```
Ln#  
1  `timescale 1ns/1ns  
2  module INwrapper_TOP(input inReady,clk,rst,input [31:0]inBus,output inAccept,startFP,output [31:0]Areg,Breg);  
3      wire ldA,ldB;  
4      INwrapper_DP X1(clk,rst,ldA,ldB,inBus,Areg,Breg);  
5      INwrapper_CONTROL Y1(clk,rst,inReady,startFP,inAccept,ldA,ldB);  
6  endmodule  
7
```

outwrapper

```
Ln#  
1  `timescale 1ns/1ns  
2  module OUTwrapper_TOP(input clk,rst,doneFP,resultAccept,input [31:0]fpOUT,output [31:0]outBus,output resultReady);  
3      wire ld;  
4      OUTwrapper_DP X1(clk,rst,ld,fpOUT,outBus);  
5      OUTwrapper_CONTROL Y1(clk,rst,resultAccept,doneFP,resultReady,ld);  
6  endmodule  
7  
8
```

Testbench

outwrapper


```
Ln#  
1  `timescale 1ns/1ns  
2  module OUTwrapper_TB();  
3      reg clk=1'b0;  
4      reg rst=1'b0;  
5      reg doneFP=1'b0;  
6      reg resultAccept=1'b0;  
7      reg [31:0] fpOUT;  
8      wire [31:0] outBus;  
9      wire resultReady;  
10  
11      OUTwrapper_TOP X1(clk,rst,doneFP,resultAccept,fpOUT,outBus,resultReady);  
12      always #5 clk=~clk;  
13      initial begin  
14          #3 fpOUT=$random;  
15          #10 doneFP=1'b1;  
16          #30 resultAccept=1'b1;  
17          #20 doneFP=1'b0;  
18          #3 fpOUT=$random;  
19          #10 doneFP=1'b1;  
20          #30 resultAccept=1'b0;  
21          #20 doneFP=1'b0;  
22          #200 $stop;  
23      end  
24  endmodule
```

inwrapper


```
Ln#
1  `timescale 1ns/1ns
2  module INwrapper_TB();
3      reg clk=1'b0;
4      reg rst=1'b0;
5      reg ldA=1'b0;
6      reg ldB=1'b0;
7      reg [31:0]inBus;
8      reg inReady=1'b0;
9      wire [31:0]Areg,Breg;
10     INwrapper_TOP X1(inReady,clk,rst,inBus,inAccept,startFP,Areg,Breg);
11     always #5 clk=~clk;
12     initial begin
13         #3 inBus=$random;
14         #10 inReady=1'b1;
15         #10 inReady=0;
16         #30 inBus=$random;
17         #10 inReady=1'b1;
18         #10 inReady=1'b0;
19         #100 $stop;
20     end
21 endmodule
```

Waveform

outwrapper



inwrapper



G) sequential

Datapass

```

Ln# |
1  | module seq_multiplier_DP(input clk,rst,loadA,loadB,loadP,shiftA,initP,Bsel,input [23:0]Abus,Bbus,output [47:0]resultbus,output A0);
2  |     reg [23:0]Areg,Breg,Preg;
3  |     wire [23:0] BAnd;
4  |     wire [24:0] Addbus;
5  |
6  |     always @(posedge clk,posedge rst)begin
7  |         if (rst) Breg <= 24'b0;
8  |         else if(loadB) Breg <= Bbus;
9  |     end
10 |
11 |
12 |     always @(posedge clk,posedge rst)begin
13 |         if (rst) Preg <= 24'b0;
14 |         else begin
15 |             if(initP)Preg <=24'b0;
16 |             else if(loadP) Preg <= Addbus[24:1];
17 |         end
18 |     end
19 |
20 |     always @(posedge clk,posedge rst)begin
21 |         if (rst) Areg <= 24'b0;
22 |         else begin
23 |             if(loadA) Areg <=Abus;
24 |             else if(shiftA) Areg <= {Addbus[0],Areg[23:1]};
25 |         end
26 |     end
27 |
28 |     assign BAnd=Bsel? Breg:24'b0;
29 |     assign Addbus=BAnd + Preg ;
30 |     assign resultbus = {Preg ,Areg} ;
31 |     assign A0=Areg[0];
32 |
33 | endmodule

```

Control

```

1 module seq_multiplier_CONTROL(input clk ,rst,start,A0,output reg loadA,shiftA,loadB,loadP,initP,Bsel,ready);
2     wire co;
3     reg ldcouter,inccounter;
4     reg [1:0]ps , ns;
5     reg [4:0]count;
6     parameter [1:0] Idle=0 , Init=1 , Load=2 , Shift=3;
7
8     always@(ps,start,A0,co) begin
9         ns=0;
10        {loadA,shiftA,loadB,loadP,initP,Bsel,ready}=7'b0;
11        {ldcounter , inccounter}=2'b0;
12        case(ps)
13            Idle: begin ns= start ? Init : Idle ; ready=1'b1; end
14            Init: begin ns= start ? Init : Load ; ldcouter=1'b1; initP=1'b1; end
15            Load: begin ns= Shift ; loadA=1'b1 ; loadB=1'b1; end
16            Shift: begin ns= co ? Idle : Shift ; loadP=1'b1; shiftA=1'b1; inccounter=1'b1; Bsel=A0; end
17            default: ns=Idle;
18        endcase
19    end
20
21    always@(posedge clk,posedge rst)begin
22        if(rst) ps <= Idle;
23        else ps <= ns;
24    end
25
26    always@(posedge clk,posedge rst)begin
27        if(rst) ps <= Idle;
28        else ps <= ns;
29    end
30
31    always@(posedge clk,posedge rst) begin
32        if(rst) count <= 5'b0;
33        else begin
34            if(ldcounter) count <= 5'd0;
35            else if(inccounter) count <=count+1;
36        end
37    end
38
39    assign co= & {count};
40
41 endmodule

```


Toplevel

Ln#	
1	module seq_multiplier_TOP (input clk,rst,start,input [23:0]A,B ,output [47:0]resultbus, output ready);
2	wire A0;
3	wire loadA,shiftA,loadP,initP,Bsel;
4	
5	seq_multiplier_DP dp(clk,rst,loadA,loadB,loadP,shiftA,initP,Bsel,A,B,resultbus,A0);
6	seq_multiplier_CONTROL cu(clk,rst,start,A0,loadA,shiftA,loadB,loadP,initP,Bsel,ready);
7	endmodule
8	

Testbench

```
2 module seq_multiplier_TB();
3     reg clk=1'b0;
4     reg rst=0;
5     reg start=0;
6     reg [23:0]A;
7     reg [23:0]B;
8     wire [47:0]resultbus;
9     wire ready;
10    seq_multiplier_TOP uut (clk,rst,start,A,B,resultbus,ready);
11    always #5 clk <= ~clk;
12    initial begin
13        #3 rst=1;
14        #3 rst=0;
15        #13 A=24'd2;
16        #13 B=24'd2;
17        #3 start=1;
18        #13 start=0;
19        #100 A=24'd5;
20        #100 B=24'd5;
21        #400 start=1;
22        #13 start=0;
23        #100 A={1'b1,23'd99999256};
24        #100 B={1'b1,23'd99999256};
25        #400 start=1;
26        #13 start=0;
```

Waveform



H) complete design


Toplevel

```
Ln# |
1 | `timescale 1ns/1ns
2 | module complete_design(input clk,rst,inReady,resultAccepted,input[31:0]inBus,output[31:0]outBus,output inAccept,resultReady);
3 |     wire startFP,doneFP;
4 |     wire [31:0]A,B;
5 |     wire [31:0]fpOUT;
6 |     INwrapper_TOP Y1(inReady,clk,rst,inBus,inAccept,startFP,A,B);
7 |     fp_multiplier_TOP X1(clk,rst,startFP,A,B,doneFP,fpOUT);
8 |     OUTwrapper_TOP Z1(clk,rst,doneFP,resultAccept,fpOUT,outBus,resultReady);
9 | endmodule
```

Testbench

```
Ln# |
1 | `timescale 1ns/1ns
2 | module complete_design_TB();
3 |     reg clk='b0;
4 |     reg rst='b1;
5 |     reg inReady='b0;
6 |     reg resultAccepted='b0;
7 |     reg [31:0]inBus;
8 |     wire inAccept,resultReady;
9 |     wire [31:0]outBus;
10 |     complete_design X1(clk,rst,inReady,resultAccepted,inBus,outBus,inAccept,resultReady);
11 |     always #100 clk=~clk;
12 |     initial begin
13 |         #50 rst='b0;
14 |         #200 inBus={1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,23'd999999256};
15 |         #200 inReady='b1;
16 |         #200 inReady='b0;
17 |         #200 inBus={1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,23'd999999256};
18 |         #200 inReady='b1;
19 |         #200 inReady='b0;
20 |         #5000 resultAccepted='b1;
21 |         #5000 $stop;
22 |     end
23 | endmodule
```

Waveform



j)

Outwrapper

The screenshot displays the Quartus Prime Lite Edition interface. The main window shows the 'Compilation Report - OUTwrapper_TOP'. The 'Flow Summary' tab is selected, showing the following details:

- Flow Status: Successful - Sun Jun 27 16:13:09 2021
- Quartus Prime Version: 20.1.0 Build 711 06/05/2020 5J Lite Edition
- Revision Name: OUTwrapper_TOP
- Top-level Entity Name: OUTwrapper_TOP
- Family: Cyclone IV E
- Total logic elements: 35 / 6,272 (< 1 %)
- Total registers: 35
- Total pins: 69 / 180 (38 %)
- Total virtual pins: 0
- Total memory bits: 0 / 276,480 (0 %)
- Embedded Multiplier 9-bit elements: 0 / 30 (0 %)
- Total PLLs: 0 / 2 (0 %)
- Device: EP4CE6F17C6
- Timing Models: Final

The 'Table of Contents' on the left lists the following sections:


- Flow Summary
- Flow Settings
- Flow Non-Default Global Settings
- Flow Elapsed Time
- Flow OS Summary
- Flow Log
- Analysis & Synthesis
- Fitter
- Assembler
- Timing Analyzer
- EDA Netlist Writer
- Flow Messages
- Flow Suppressed Messages

The 'Tasks' window at the bottom left shows the compilation progress:

Task	Time
Compile Design	00:00:27
Analysis & Synthesis	00:00:12
Fitter (Place & Route)	00:00:08
Assembler (Generate programming files)	00:00:02
Timing Analysis	00:00:03
EDA Netlist Writer	00:00:02
Edit Settings	
Program Device (Open Programmer)	


The 'Messages' window at the bottom right shows the following messages:

- 18236 Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value.
- 204019 Generated File OUTwrapper_TOP.vo in folder "C:/Users/fati/Downloads/quartus/OUTwrapper_TOP/simulation/modelsim/" for EDA simulation tool
- Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
- 293000 Quartus Prime Full Compilation was successful. 0 errors, 13 warnings



Inwrapper


	Task	Time
✓	▼ ▶ Compile Design	00:00:27
✓	> ▶ Analysis & Synthesis	00:00:11
✓	> ▶ Fitter (Place & Route)	00:00:08
✓	> ▶ Assembler (Generate programming files)	00:00:02
✓	> ▶ Timing Analysis	00:00:04
✓	> ▶ EDA Netlist Writer	00:00:02
	■ Edit Settings	
	🔧 Program Device (Open Programmer)	



k)

Fp

	Task	Time
✓	▼ ▶ Compile Design	00:00:28
✓	> ▶ Analysis & Synthesis	00:00:12
✓	> ▶ Fitter (Place & Route)	00:00:09
✓	> ▶ Assembler (Generate programming files)	00:00:02
✓	> ▶ Timing Analysis	00:00:03
✓	> ▶ EDA Netlist Writer	00:00:02
	■ Edit Settings	
	🔧 Program Device (Open Programmer)	



Complete design

Quartus Prime Lite Edition - C:/Users/fati/Downloads/quartus/complete_design/complete_design - complete_design

File Edit View Project Assignments Processing Tools Window Help

complete_design

Project Navigator

Files

- OUTwrapper_CONTROL.v
- seq_multiplier_TOP.v
- seq_multiplier_DP.v
- seq_multiplier_CONTROL.v
- OUTwrapper_TOP.v
- OUTwrapper_DP.v
- INwrapper_TOP.v
- INwrapper_DP.v
- INwrapper_CONTROL.v
- fp_multiplier_TOP.v
- fp_multiplier_CONTROL.v
- complete_design.v

Tasks

Task	Time
Compile Design	00:00:25
Analysis & Synthesis	00:00:11
Fitter (Place & Route)	00:00:07
Assembler (Generate programming files)	00:00:02
Timing Analysis	00:00:03
EDA Netlist Writer	00:00:02
Edit Settings	
Program Device (Open Programmer)	

Table of Contents

- Flow Summary
- Flow Settings
- Flow Non-Default Global Settings
- Flow Elapsed Time
- Flow OS Summary
- Flow Log
- Analysis & Synthesis
- Fitter
- Assembler
- Timing Analyzer
- EDA Netlist Writer
- Flow Messages
- Flow Suppressed Messages

Flow Summary

Flow Status: Successful - Sun Jun 27 18:36:51 2021

Quartus Prime Version: 20.1.0 Build 711 06/05/2020 SJ Lite Edition

Revision Name: complete_design

Top-level Entity Name: complete_design

Family: Cyclone IV E

Total logic elements: 256 / 6,272 (4 %)

Total registers: 215

Total pins: 70 / 180 (39 %)

Total virtual pins: 0

Total memory bits: 0 / 276,480 (0 %)

Embedded Multiplier 9-bit elements: 0 / 30 (0 %)

Total PLLs: 0 / 2 (0 %)

Device: EP4CE6F17C6

Timing Models: Final

IP Catalog

Installed IP

No Selection Available

Project Directory

Library

- Basic Functions
- DSP
- Interface Protocols
- Processors and Peripherals
- University Program

Search for Partner IP

Find...

Find Next

Messages


Type ID Message

- 18236 Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value.
- 204019 Generated File complete_design.vo in Folder "C:/Users/fati/Downloads/quartus/complete_design/simulation/modelsim/" For EDA simulation tool
- Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
- 293000 Quartus Prime Full Compilation was successful. 0 errors, 19 warnings

System Processing (150)

100% 00:00:25

6:36 PM 6/27/2021




L)

Fp multiplier

```

1  `timescale 1ns/1ns
2  module fp_multiplier_TB();
3      reg clk=1'b0;
4      reg [31:0]A,B;
5      reg rst=1'b1;
6      reg startFP=1'b0;
7      wire doneFP1,doneFP2;
8      wire [31:0]fpOUT1,fpOUT2;
9      fp_multiplier_TOP X1(clk,rst,startFP,A,B,doneFP1,fpOUT1);
10     fp_multiplier_TOP_syn o(clk,rst,startFP,A,B,doneFP2,fpOUT2);
11     always #50 clk=~clk;
12     initial begin
13         #60 rst=1'b0;
14         #30 A={1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,23'd999999256};
15         #30 B={1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,23'd999999256};
16         #130 startFP=1'b1;
17         #230 startFP=1'b0;
18         #5000 $stop;
19     end
20 endmodule

```




Complete design

```

1  `timescale 1ns/1ns
2  module complete_design_TB();
3      reg clk=1'b0;
4      reg rst=1'b1;
5      reg inReady=1'b0;
6      reg resultAccepted=1'b0;
7      reg [31:0]inBus;
8      wire inAccept1,inAccept2,resultReady1,resultReady2;
9      wire [31:0]outBus1,outBus2;
10     complete_design_X1(clk,rst,inReady,resultAccepted,inBus,outBus1,inAccept1,resultReady1);
11     complete_design_syn u(clk,rst,inReady,resultAccepted,inBus,outBus2,inAccept2,resultReady2);
12     always #100 clk=~clk;
13     initial begin
14         #50 rst=1'b0;
15         #200 inBus={1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,23'd99999256};
16         #200 inReady=1'b1;
17         #200 inReady=1'b0;
18         #200 inBus={1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,23'd99999256};
19         #200 inReady=1'b1;
20         #200 inReady=1'b0;
21         #5000 resultAccepted=1'b1;
22         #10000 $stop;
23     end
24 endmodule

```



m)

seq_multiplier_TOP.vo	✓	Verilog	23	06/27/2021 07:53:45 ...
seq_multiplier_TOP.v	✓	Verilog	22	06/26/2021 12:33:48 ...
seq_multiplier_TB.v	✓	Verilog	21	06/27/2021 07:58:17 ...
seq_multiplier_DP.v	✓	Verilog	20	06/26/2021 11:43:08 ...
seq_multiplier_CONTROL...	✓	Verilog	19	06/26/2021 12:45:35 ...
OUTwrapper_TOP.vo	✓	Verilog	18	06/27/2021 07:53:50 ...
OUTwrapper_TOP.v	✓	Verilog	17	06/26/2021 12:58:18 ...
OUTwrapper_TB.v	✓	Verilog	16	06/27/2021 08:02:45 ...
OUTwrapper_DP.v	✓	Verilog	15	06/27/2021 12:53:53 ...
OUTwrapper_CONTROL...	✓	Verilog	14	06/26/2021 03:16:16 ...
INwrapper_TOP.vo	✓	Verilog	13	06/27/2021 07:53:48 ...
INwrapper_TOP.v	✓	Verilog	12	06/26/2021 01:15:13 ...
INwrapper_TB.v	✓	Verilog	11	06/26/2021 01:24:32 ...
INwrapper_DP.v	✓	Verilog	10	06/26/2021 01:13:26 ...
INwrapper_CONTROL.v...	✓	Verilog	9	06/27/2021 12:40:51 ...
fp_multiplier_TOP.vo	✓	Verilog	8	06/27/2021 07:53:11 ...
fp_multiplier_TOP.v	✓	Verilog	7	06/27/2021 01:13:45 ...
fp_multiplier_TB.v	✓	Verilog	6	06/26/2021 09:18:50 ...
fp_multiplier_DP.v	✓	Verilog	5	06/27/2021 01:10:10 ...
fp_multiplier_CONTROL...	✓	Verilog	4	06/27/2021 01:14:56 ...
fp_multi_zapasTB.v	✓	Verilog	3	06/27/2021 12:12:22 ...
complete_desin.v	✓	Verilog	2	06/27/2021 11:49:56 ...
complete_design_TB.v	✓	Verilog	1	06/27/2021 08:07:16 ...
complete_design.vo	✓	Verilog	0	06/27/2021 07:53:19 ...