
به نام خدا

# گزارشکار پروژه 6 سیستم های دیجیتال 1

دکتر نوابی

دانشجو: فاطمه نائينيان

شماره دانشجویی :810198479




Result X3 = X1 \* X2 =  $(-1)^{s1}$  (M1 x  $2^{E1}$ ) \*  $(-1)^{s2}$  (M2 x  $2^{E2}$ )


S3=S1^S2


M3=M1 \* M2

E3=E1+E2-bias


## a)Block digram









B)




## Fp multiplier




## c)wrapper





# D)Sequential multiplier



## E) FP multiplier

#### **Datapass**

```
Ln#
        `timescale lns/lns
      module fp_multiplier_DP(input [31:0]Abus,Bbus,input ci,clk,rst,ldA,ldB,ldR,initR,output[7:0]EXPout);
                reg [31:0]Areg, Breg;
                wire [8:0]Rbus;
  5
                reg [8:0]Rreg;
                always@(posedge clk,posedge rst)begin
                        if(rst) Areg<=32'd0;
  8
                        else if(ldA) Areg<=Abus;
  10
                always@(posedge clk,posedge rst)begin
                        if(rst) Breg<=32'd0;
  12
                        else if(ldB) Breg<=Bbus;
  13
                assign Rbus={1'b0,Areg[30:23]}+{1'b0,Breg[30:23]};
  14
  15
                always@(posedge clk,posedge rst)begin
  16
                        if(rst) Rreg<=9'd0;
 17
                        else begin
  18
                                 if(initR) Rreg<=9'd0;
                                 else if(ldR) Rreg<=Rbus;
 20
 21
                end
                 assign EXPout=Rreg[7:0]+ci+8'b10000001;
 23
        endmodule
```

#### **Control**

```
Ln#
        `timescale lns/lns
      module fp multiplier CONTROL(input clk,rst,startFP,doneMUL,output ldA,ldB,ldR,startMUL,doneFP,initR);
                reg doneFP_temp,ldA_temp,ldB_temp,startMUL_temp,ldR_temp,initR_temp;
                reg [2:0]ns,ps;
  5
                parameter[2:0]Idle=0 ,Load=1 ,Mul=2 ,Waitmul=3 ,Add=4;
  6
                always@(ps,startFP,doneMUL)begin
                        ns=Idle;
                        {ldA_temp,ldB_temp,ldR_temp,startMUL_temp,doneFP_temp,initR_temp}=7'b0;
  8
  9
 10
                        Idle:begin ns=startFP?Load:Idle; doneFP_temp=1'bl; end
                         Load:begin ns=startFP?Load:Mul; ldA_temp=l'bl; ldB_temp=l'bl; end
 12
                        Mul:begin ns=Waitmul; startMUL temp=1'bl; end
                        Waitmul:begin ns=doneMUL?Add:Waitmul; initR temp=1'bl; end
 13
 14
                        Add:begin ns=Idle;ldR_temp=1'bl; end
 15
                        default: ns=Idle;
 16
                        endcase
 18
                always @(posedge clk,posedge rst)begin
 19
                        if(rst) ps<=3'b0;
 20
                        else ps<=ns;
 21
                end
                assign ldR=ldR_temp;
 23
                assign ldA=ldA temp;
 24
                assign ldB=ldB_temp;
 25
                assign startMUL=startMUL temp;
 26
                assign doneFP=doneFP temp;
                assign initR=initR_temp;
       L endmodule
 28
```


## Top level

```
Ln#
       'timescale lns/lns
     module fp_multiplier_TOP(input clk,rst,startFP,input [31:0]A,B,output doneFP,output [31:0]fpOUT);
 3
               wire ldA, ldB, ldR, startMul, doneMul, initR;
 4
               wire [47:0] resultBus;
               wire[7:0]EXPout;
               seq\_multiplier\_TOP \ Z1 (clk,rst,startMul,\{1'b1,A[22:0]\},\{1'b1,B[22:0]\},resultBus,doneMul);\\
 6
               fp multiplier DP X1(A,B,resultBus[47],clk,rst,ldA,ldB,ldR,initR,EXPout);
               fp multiplier CONTROL Y1(clk,rst,startFP,doneMul,ldA,ldB,ldR,startMul,doneFP,initR);
 8
               assign fpOUT[22:0]=resultBus[47]?(~rst & resultBus[46:24]):(~rst & resultBus[45:23]);
10
               assign fpOUT[31:23]={~rsts(A[31]^B[31]),EXPout[7:0]};
     endmodule
11
12
```

#### Test bench

```
Ln#
     'timescale lns/lns
2
   module fp_multiplier_TB();
 3
           reg clk=1'b0;
 4
           reg [31:0]A,B;
5
           reg rst=1'bl;
6
           reg startFP=1'b0;
           wire doneFP;
8
           wire [31:0]fpOUT;
9
           fp_multiplier_TOP X1(clk,rst,startFP,A,B,doneFP,fpOUT);
           always #50 clk=~clk;
           initial begin
11
   白
12
           #60 rst=1'b0;
           13
14
           15
           #130 startFP=1'b1;
16
           #230 startFP=1'b0;
17
           #5000 $stop;
18
           end
19
     endmodule
```

#### Waveform



## F)wrapper

#### **Datapass**

### inwrapper

```
Ln#
       `timescale lns/lns
     module INwrapper_DP(input clk,rst,ldA,ldB,input [31:0]inBus,output[31:0] Areg,Breg);
 3
              reg[31:0] Areg_temp, Breg_temp;
 4
              always @(posedge clk,posedge rst) begin
 5
                       if(rst) Areg_temp<=32'd0;
                      else if (ldA) Areg_temp<=inBus;
 6
7
              end
8
             always @(posedge clk,posedge rst) begin
9
                      if (rst) Breg_temp<=32'd0;
10
                      else if (ldB) Breg temp<=inBus;
11
              end
12
               assign Areg=Areg_temp;
13
              assign Breg=Breg temp;
14
   endmodule
```

#### outwrapper

```
Ln#
1
       timescale lns/lns
 2
     module OUTwrapper_DP(input clk,rst,ld,input [31:0]fpOUT,output[31:0]outBus);
 3
               reg [31:0] outBus_temp;
               always@(posedge clk,posedge rst)begin
 4
 5
                       if (rst) outBus_temp<=32'b0;
 6
                       else if (ld) outBus_temp=fpOUT;
               end
 8
               assign outBus=outBus temp;
 9
      endmodule
```

#### **Control**

#### outwrapper

```
Ln#
 1
       timescale lns/lns
 2
     module OUTwrapper_CONTROL(input clk,rst,resultAccept,doneFP,output resultReady,ld);
 3
               reg resultReady_temp,ld_temp;
 4
               reg[1:0]ns,ps;
 5
               parameter[1:0] Idle=0, Load=1, Ready=2;
               always@(doneFP,ps,resultAccept)begin
 6
     7
                       ns=Idle;
8
                       { ld temp, resultReady temp}=2'b0;
9
                       case (ps)
10
                       Idle:ns=doneFP?Load:Idle;
11
                       Load:begin ns=Ready; ld_temp=1'bl; end
12
                       Ready:begin ns=resultAccept?Idle:Ready; resultReady_temp=1'bl;end
13
                       endcase
14
               end
15
               always@(posedge clk,posedge rst) begin
16
                       if (rst) ps<=Idle;
17
                       else ps<=ns;
18
               end
19
               assign resultReady=resultReady temp;
20
               assign ld=ld temp;
21
       endmodule
```

#### inwrapper

```
Ln#
     module INwrapper_CONTROL(input clk,rst,inReady,output startFP,inAccept,ldA,ldB);
              reg startFP_temp,ldA_temp,ldB_temp,inAccept_temp;
 4
               reg[2:0]ns,ps;
               parameter[2:0] Idle1=0, Load1=1, Check1=2, Idle2=3, Load2=4, Check2=5;
 6
               always@(ps,inReady)begin
 7
                       ns=Idlel;
8
                       {ldA_temp,ldB_temp,startFP_temp,inAccept_temp}=4'b0;
 9
                       case (ps)
10
                       Idlel:ns=inReady?Loadl:Idlel;
11
                       Load1:begin ns=Check1; ldA_temp=1'b1; end
12
                       Checkl:begin ns=inReady?Checkl:Idle2;inAccept_temp=l'bl;end
13
                       Idle2:ns=inReady?Load2:Idle2;
14
                       Load2:begin ns=Check2; ldB_temp=1'b1; end
15
                       Check2:begin ns=inReady?Check2:Idle1;inAccept_temp=1'b1;startFP_temp=1'b1; end
16
17
               end
18
               always@(posedge clk,posedge rst)begin
19
                       if (rst) ps<=Idle1;
20
                       else ps<=ns;
21
               end
22
               assign startFP=startFP temp;
23
               assign ldA=ldA_temp;
24
               assign ldB=ldB temp;
25
               assign inAccept=inAccept_temp;
26
    endmodule
```

## **Toplevel**

### inwrapper

```
timescale lns/lns
important interesting in the scale lns/lns
timescale lns/lns
important interesting in the scale lns/lns
important interesting i
```

### outwrapper

```
In#

itimescale lns/lns

module OUTwrapper_TOP(input clk,rst,doneFP,resultAccept,input[31:0]fpOUT,output [31:0]outBus,output resultReady);

wire ld;
OUTwrapper_DP X1(clk,rst,ld,fpOUT,outBus);
OUTwrapper_CONTROL Y1(clk,rst,resultAccept,doneFP,resultReady,ld);
endmodule
output

resultReady);
```

#### **Testbench**

### outwrapper

```
Ln#
       timescale lns/lns
     module OUTwrapper_TB();
 2
 3
               reg clk=1'b0;
 4
               reg rst=1'b0;
 5
               reg doneFP=1'b0;
 6
               reg resultAccept=1'b0;
 7
               reg[31:0] fpOUT;
 8
               wire [31:0]outBus;
 9
               wire resultReady;
10
11
               OUTwrapper TOP X1 (clk, rst, doneFP, resultAccept, fpOUT, outBus, resultReady);
12
               always #5 clk=~clk;
13
     阜
               initial begin
14
               #3 fpOUT=$random;
15
               #10 doneFP=1'bl;
16
               #30 resultAccept=1'bl;
17
               #20 doneFP=1'b0;
                #3 fpOUT=$random;
18
19
               #10 doneFP=1'b1;
20
               #30 resultAccept=1'b0;
21
               #20 doneFP=1'b0;
22
               #200 $stop;
23
               end
       endmodule
24
```

### inwrapper


```
Ln#
        `timescale lns/lns
  2
      module INwrapper TB();
  3
                reg clk=1'b0;
  4
                reg rst=1'b0;
  5
                reg ldA=1'b0;
                reg ldB=1'b0;
  6
  7
                reg [31:0]inBus;
  8
                 reg inReady=1'b0;
  9
                wire [31:0]Areg, Breg;
 10
                INwrapper TOP X1(inReady,clk,rst,inBus,inAccept,startFP,Areg,Breg);
 11
                always #5 clk=~clk;
 12
                initial begin
 13
                 #3 inBus=$random;
 14
                 #10 inReady=1'bl;
 15
                 #10 inReady=0;
 16
                 #30 inBus=$random;
 17
                 #10 inReady=1'bl;
 18
                 #10 inReady=1'b0;
 19
                 #100 $stop;
 20
                end
 21
        endmodule
```

### Waveform

## outwrapper



#### inwrapper



## **G)** sequential

### **Datapass**

```
Ln#
      module seq_multiplier_DP(input clk,rst,loadA,loadB,loadP,shiftA,initP,Bsel,input[23:0]Abus,Bbus,output [47:0]resultbus,output A0);
                reg [23:0] Areg, Breg, Preg;
                wire [23:0] BAnd;
                wire [24:0] Addbus;
                 always @(posedge clk,posedge rst)begin
   if (rst) Breg <= 24'b0;
   else if(loadB) Breg <= Bbus;</pre>
 10
 11
12
                always @(posedge clk,posedge rst)begin
13
14
15
16
17
18
19
                         if (rst) Preg <= 24'b0;
                         else begin
                                  if (initP) Preg <=24'b0;
                                  else if(loadP) Preg <= Addbus[24:1];
                end
20
21
22
23
                always @(posedge clk,posedge rst)begin
    if (rst) Areg <= 24'b0;</pre>
                         else begin
                                  if(loadA) Areg <=Abus;
 24
25
                                  else if(shiftA) Areg <= {Addbus[0], Areg[23:1]};</pre>
  26
                              end
   27
                              assign BAnd=Bsel? Breg:24'b0;
   28
   29
                              assign Addbus=BAnd + Preg ;
   30
                              assign resultbus = {Preg , Areg} ;
  31
                              assign A0=Areg[0];
   32
   33
               endmodule
```

#### **Control**


```
module seq multiplier_CONTROL(input clk ,rst,start,A0,output reg loadA,shiftA,loadB,loadP,initP,Bsel,ready);
             wire co;
             reg ldcounter, inccounter;
             reg [1:0]ps , ns;
             reg [4:0]count;
             parameter [1:0] Idle=0 , Init=1 , Load=2 , Shift=3;
             always@(ps,start,A0,co) begin
10
                     {loadA, shiftA, loadB, loadP, initP, Bsel, ready}=7'b0;
11
                     {|ldcounter , inccounter}=2'b0;
                     case (ps)
13
                             Idle: begin ns= start ? Init : Idle ; ready=1'b1;
14
                             Init: begin ns= start ? Init : Load ; ldcounter=1'bl; initP=1'bl;
15
                             Load: begin ns= Shift ; loadA=1'bl ; loadB=1'bl; end
16
                            Shift: begin ns= co ? Idle : Shift ; loadP=1'bl; shiftA=1'bl; inccounter=1'bl; Bse1=A0; end
17
                            default: ns=Idle;
18
                     endcase
19
20
21
             always@(posedge clk,posedge rst)begin
22
                     if(rst) ps <= Idle;
23
                     else ps <= ns;
24
             end
                    ena
 20
 21
       白
                    always@(posedge clk,posedge rst)begin
 22
                              if (rst) ps <= Idle;
 23
                              else ps <= ns;
 24
                    end
 25
                    always@(posedge clk,posedge rst) begin
 26
       白
 27
                              if (rst) count <= 5'b0;
 28
       白
                              else begin
 29
                                        if (ldcounter) count <= 5'd8;
 30
                                        else if (inccounter) count <=count+1;
 31
                              end
 32
                    end
 33
 34
                    assign co= & {count};
 35
        endmodule
 36
```

## **Toplevel**

#### **Testbench**

```
module seq_multiplier_TB();
3
               reg clk=1'b0;
 4
               reg rst=0;
 5
               reg start=0;
               reg [23:0]A;
 6
               reg [23:0]B;
 7
8
               wire [47:0] resultbus;
9
               wire ready;
10
               seq_multiplier_TOP uut(clk, rst, start, A, B, resultbus, ready);
11
               always #5 clk <= ~clk;
12
               initial begin
13
               #3 rst=1;
14
               #3 rst=0;
15
               #13 A=24'd2;
16
               #13 B=24'd2;
17
               #3 start=1;
18
               #13 start=0;
19
               #100 A=24'd5;
20
               #100 B=24'd5;
21
               #400 start=1;
               #13 start=0;
22
23
               #100 A={1'b1,23'd99999256};
               #100 B={1'b1,23'd99999256};
24
25
               #400 start=1;
26
               #13 start=0;
```

## Waveform



## H) complete design


## **Toplevel**

```
timescale lns/lns
module complete_design(input clk,rst,inReady,resultAccepted,input[31:0]inBus,output[31:0]outBus,output inAccept,resultReady);
wire startFP,doneFP;
wire [31:0]A,B;
wire[31:0]fpOUT;
INwrapper_TOP Y1(inReady,clk,rst,inBus,inAccept,startFP,A,B);
fp_multiplier_TOP X1(clk,rst,startFP,A,B,doneFP,fpOUT);
OUTwrapper_TOP Z1(clk,rst,doneFP,resultAccept,fpOUT,outBus,resultReady);
endmodule
```

#### **Testbench**


```
Ln#
 1
      timescale lns/lns
    module complete design TB();
            reg clk=1'b0;
 3
            reg rst=1'b1;
 5
            reg inReady=1'b0;
 6
            reg resultAccepted=1'b0;
            reg [31:0]inBus;
 8
            wire inAccept, resultReady;
 9
            wire [31:0]outBus;
 10
            complete design X1(clk,rst,inReady,resultAccepted,inBus,outBus,inAccept,resultReady);
 11
            always #100 clk=~clk;
12
            initial begin
13
            #50 rst=1'b0;
 14
            15
            #200 inReady=1'bl;
16
            #200 inReady=1'b0;
 17
            18
            #200 inReady=1'bl;
19
            #200 inReady=1'b0;
20
            #5000 resultAccepted=1'b1;
21
            #5000 $stop;
22
            end
23
     - endmodule
```


## Waveform



## i)

## Sequential






## j)

### **Outwrapper**

doneFF

resultaccep

fp ou



rst

ins

doneFf resultAccep


fpOUT[31..0

resultRead

⇒ pin\_name

## Inwrapper


	Task	Time		
•	✓ ► Compile Design	00:00:27		
•	> Analysis & Synthesis	00:00:11		
•	> Fitter (Place & Route)	80:00:00		
•	> Assembler (Generate programming files)	00:00:02		
•	> Timing Analysis	00:00:04		
•	> EDA Netlist Writer	00:00:02		
	Edit Settings			
	Program Device (Open Programmer)			




# k)

# Fp

	Task	Time		
•	✓ ► Compile Design	00:00:28		
<b>~</b>	> Analysis & Synthesis	00:00:12		
<b>~</b>	> Fitter (Place & Route)	00:00:09		
•	> Assembler (Generate programming files)	00:00:02		
<b>~</b>	> Timing Analysis	00:00:03		
•	> EDA Netlist Writer	00:00:02		
	Edit Settings			
	Program Device (Open Programmer)			




## **Complete design**



## L)

## Fp multiplier

```
'timescale lns/lns
    module fp multiplier TB();
3
             reg clk=1'b0;
4
             reg [31:0]A,B;
5
             reg rst=l'bl;
6
             reg startFP=1'b0;
7
             wire doneFP1, doneFP2;
8
             wire [31:0]fpOUT1,fpOUT2;
9
             fp multiplier TOP X1(clk,rst,startFP,A,B,doneFP1,fpOUT1);
10
             fp_multiplier_TOP_syn o(clk,rst,startFP,A,B,doneFP2,fpOUT2);
11
             always #50 clk=~clk;
12
             initial begin
13
             #60 rst=1'b0;
             #30 A={1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,23'd99999256};
14
15
             #130 startFP=1'bl;
16
17
             #230 startFP=1'b0;
18
             #5000 $stop;
19
             end
20
      endmodule
```



## **Complete design**

```
timescale lns/lns
2
    module complete design TB();
3
           reg clk=1'b0;
4
            reg rst=1'b1;
5
            reg inReady=1'b0;
6
            reg resultAccepted=1'b0;
            reg [31:0]inBus;
8
            wire inAccept1, inAccept2, resultReady1, resultReady2;
9
            wire [31:0]outBusl,outBus2;
            complete_design X1(clk,rst,inReady,resultAccepted,inBus,outBus1,inAccept1,resultReady1);
11
            complete_design_syn u(clk,rst,inReady,resultAccepted,inBus,outBus2,inAccept2,resultReady2);
12
            always #100 clk=~clk:
13
            initial begin
14
            #50 rst=1'b0;
15
            16
            #200 inReady=1'bl;
17
            #200 inReady=1'b0;
            18
19
            #200 inReady=1'bl;
            #200 inReady=1'b0;
20
21
            #5000 resultAccepted=1'b1;
            #10000 $stop;
22
23
     endmodule
24
```

<b>\$</b> □ •		Msgs											
→ /complet	e_design_TB/dk	0	M	mm	www	$\overline{\mathbf{M}}$			MMM			$\mathcal{M}$	$\mathcal{M}$
/complet	e_design_TB/inAccept1	St0		$oldsymbol{ol}oldsymbol{ol}oldsymbol{ol}oldsymbol{ol}ol}oldsymbol{ol}oldsymbol{oldsymbol{oldsymbol{ol}}}}}}}}}}}}}}}}$									
/complet	e_design_TB/inAccept2	St0		$\perp$									
→ /complet	e_design_TB/inBus	010000	(1001)0	100000011110	10111011110000	11000							
/complet	e_design_TB/inReady	0		$\Box$									
→ /complet	e_design_TB/outBus1	100100	(010000	(1100000010	0000000000000	00000000				χ.	1001001111101	1000010001011	011010
→ /complet	e_design_TB/outBus2	010000	01000000	1000000000000	00000000000								
/complet	e_design_TB/resultAc	1											
→ /complet	e_design_TB/resultR	St0	$\Gamma$	<u> </u>									
/complet	e_design_TB/resultR	St1											
→ /complet	e_design_TB/rst	0											

## m)

```
seg_multiplier_TOP.vo
                              Verilog
                                            23 06/27/2021 07:53:45 ...
                              Verilog
 seq_multiplier_TOP.v
                                            22 06/26/2021 12:33:48 ...
                          Verilog
 seq_multiplier_TB.v
                                            21 06/27/2021 07:58:17 ...
 seq_multiplier_DP.v
                          ✓ Verilog
                                            20 06/26/2021 11:43:08 ...
                          ✓ Verilog
 ■ seq_multiplier_CONTRO...
                                            19 06/26/2021 12:45:35 ...
                          ✓ Verilog
    OUTwrapper_TOP.vo
                                            18 06/27/2021 07:53:50 ...
                          ✓ Verilog
 OUTwrapper_TOP.v
                                            17 06/26/2021 12:58:18 ...
                              Verilog
 OUTwrapper_TB.v
                                            16 06/27/2021 08:02:45 ...
                          Verilog
 OUTwrapper_DP.v
                                           15 06/27/2021 12:53:53 ...
 OUTwrapper_CONTROl...
                          ✓ Verilog
                                           14 06/26/2021 03:16:16 ...
                          Verilog
    INwrapper_TOP.vo
                                            13 06/27/2021 07:53:48 ...
                          ▼ Verilog

Verilog
 M INwrapper_TOP.v
                                           12 06/26/2021 01:15:13 ...
 M INwrapper_TB.v
                          ✓ Verilog
                                           11 06/26/2021 01:24:32 ...
 M INwrapper_DP.v
                               Verilog
                                            10 06/26/2021 01:13:26 ...
                          ✓ Verilog
 M INwrapper_CONTROL.v...
                                           9 06/27/2021 12:40:51 ...
                          Verilog
    fp_multiplier_TOP.vo
                                           8 06/27/2021 07:53:11 ...
 m fp_multiplier_TOP.v
                               Verilog
                                                06/27/2021 01:13:45 ...
                          Verilog
 m fp_multiplier_TB.v
                                           6 06/26/2021 09:18:50 ...
 fp_multiplier_DP.v
                          ✓ Verilog
                                            5 06/27/2021 01:10:10 ...
 fp_multiplier_CONTROL...
                               Verilog
                                                06/27/2021 01:14:56 ...
                          ✓ Verilog
 fp_multi_zapasTB.v
                                            3
                                                06/27/2021 12:12:22 ...
 m complete_desin.v
                               Verilog
                                           2 06/27/2021 11:49:56 ...
 complete_design_TB.v
                               Verilog
                                                06/27/2021 08:07:16 ...
complete_design.vo
                                           0 06/27/2021 07:53:19 ...
                               Verilog
```