

#### **APJ ABDUL KALAM TECHNOLOGICAL UNIVERSITY**

## LOGIC CIRCUIT DESIGN (ECT-203)

## MODULE 3 NOTES

PREPARED BY: JIBIN EP, ASSISTANT PROFESSOR, EKC TC MANJERI

#### **INDEX**

SL NO	TOPIC	SLIDE LINK	VIDEO LINK				
1	Introduction To Combinational Circuits	INTRODUCTION TO COMBINATIONAL CIRCUITS	https://youtu.be/gvTM4oGD_XU				
2	Design Of Adders (Half Adder And Full Adder)	DESIGN OF ADDERS (HALF ADDER AND FULL ADDER)	https://youtu.be/gvTM4oGD_XU				
3	Design Of Subtractors (Half Subtractor And Full Subtractor)	DESIGN OF SUBTRACTORS (HALF SUBTRACTOR AND FULL SUBTRACTOR)	https://youtu.be/FOGczanvVEk				
4	Multiplexer And Demultiplexer	MULTIPLEXER AND DEMULTIPLEXER	https://youtu.be/J8-fKhmLWuQ https://youtu.be/Tt_cZOn2YBA				
5	Multiplexer And Demultiplexer (Numerical Problems)	MULTIPLEXER AND DEMULTIPLEXER (NUMERICAL PROBLEMS)	https://youtu.be/2p9Ex6YPBc4				
6	Decoder And Encoder	DECODER AND ENCODER	https://youtu.be/Zxd-imLGIFc				
7	Magnitude Comparator	MAGNITUDE COMPARATORS	https://youtu.be/7xHM5HeGCH				
10	Binary Parallel Adder, Carry Look Ahead Adder & Bcd Adder	BINARY PARALLEL ADDER CARRY LOOK AHEAD ADDER BCD ADDER	https://youtu.be/8G29l4BFg_o https://youtu.be/hfbvmGZ79SA				
10	Verilog Programming Part 2	Yerilog Programming Part 2	https://youtu.be/ZgGDLuHmpO E				
	JIBIN EP, EKC TC MANJERI, 9633908979 2						

#### **Module 3: Combinatorial and Arithmetic Circuits**

Combinatorial Logic Systems - Comparators, Multiplexers, Demultiplexers, Encoder, Decoder. Half and Full Adders, Subtractors, Serial and Parallel Adders, BCD Adder. Modeling and simulation of combinatorial circuits with verilog codes at the gate level.

JIBNEP- ASSIST ROOME

JIBIN EP, EKC TC MANJERI, 9633908979

.

3	Combinatorial and Arithmetic Circuits	
3.1	Combinatorial Logic Systems - Comparators, Multiplexers, Demultiplexers	2
3.2	Encoder, Decoder, Half and Full Adders, Subtractors, Serial and Parallel Adders, BCD Adder	3
3.3	Gate level modelling combinational logic circuits in Verilog: half adder, full adder, mux, demux, decoder, encoder	3



JIBIN EP, EKC TC MANJERI, 9633908979

MODULE 3 (TOPIC-1)

## INTRODUCTION TO COMBINATIONAL CIRCUITS

https://youtu.be/gvTM4oGD\_>





JIBIN EP, EKC TC MANJERI, 9633908979

#### **Combinational Logic Circuits**

- When Logic Gates are connected together to produce a specified output for certain specified combination of input variables, with no storage involved, the resulting circuit is called combinational logic circuit
- In Combinational Logic Circuits, the output variables are all time depends on combination of input variables
- A Combinational Circuit consist of Input variables, Logic Gates & Output Variables.
- The Logic Gates accepts signal from the input variable and generate output signals

JIBIN EP, EKC TC MANJERI, 9633908979





#### **Design Procedure**

- 1 Problem Definition
  - 2 Determination of input and output variables
  - 3 Assigning letter symbols to input and output variables
  - 4 Derivation of Truth Table
  - 5 Obtain Simplified Boolean Expression
- 6 Obtain the Logic Diagram

JIBIN EP, EKC TC MANJERI, 9633908979

0


### Example 1:

Design a combinational Logic Circuit with three input variables that will produce a logic 1 output when more than one input variable are logic 1

#### TRUTH TABLE

Α	В	С	Υ
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1


#### **BOOLEAN EXPRESSION**



Y=AC + BC + AB

JIBIN EP, EKC TC MANJERI, 9633908979

#### LOGIC DIAGRAM



### Example 2:

A Majority gate is digital circuit whose output is equal to 0 if majority of inputs are 1's. The output is 1 otherwise. Using TT Find Boolean Function and Logic Diagram

TRUTH TABLE

**BOOLEAN EXPRESSION** 

LOGIC DIAGRAM



JIBIN EP, EKC TC MANJERI, 9633908979

11

## MODULE 3 (TOPIC-2)

# DESIGN OF ADDERS (HALF ADDER AND FULL ADDER)

https://youtu.be/gvTM4oGD\_XU VouTube

JIBIN EP, EKC TC MANJERI, 9633908979

#### **Design of Adders**

0+0 =0 0+1 =1 1+0=1 1+1= 10 (1+1= Sum 0, Carry 1)

- The Simple addition consist of four possible elementary operations
- The First 3 Operations Produces Sum whose length is one digit
- Last Operation Performed sum in two digits.
   Higher Significant result is Called Carry & Lower Significant bit is Called Sum


JIBIN EP, EKC TC MANJERI, 9633908979

13

#### **HALF ADDER**


- Half adder is a combinational logic circuit with two inputs and two outputs.
- The half adder circuit is designed to add two single bit binary number A and B.
- It is the basic building block for addition of two **single** bit numbers. This circuit has two outputs **carry** and **sum**.





#### **FULL ADDER**

- Full adder is developed to overcome the drawback of Half Adder circuit.
- It can add two one-bit numbers A and B, and C.
- The full adder is a three input and two output combinational circuit.




#### FULL ADDER

0+0 =0,0+1 =1 1+0=1,1+1= 0


#### TRUTH TABLE

#### **BOOLEAN EXPRESSION**

	Inputs	Out	puts	
A B C <sub>in</sub>			Carry	Sum
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1



Cout = AB+A Cin+B Cin




 $Sum = \overline{A} \ \overline{B}C_{in} + \overline{A}B\overline{C}_{in} + A\overline{B} \ \overline{C}_{in} + ABC_{in}$ 

JIBIN EP, EKC TC MANJERI, 9633908979

17


### Reference: 3 Input XOR Gate


	Inputs	outputs	
W	Х	Υ	Q = A⊕B⊕C
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1



Sum=  $A \oplus B \oplus C_{in}$ 

JIBIN EP, EKC TC MANJERI, 9633908979







# DESIGN OF SUBTRACTORS (HALF SUBTRACTOR AND FULL SUBTRACTOR)



JIBIN EP, EKC TC MANJERI, 9633908979

21

#### **Design of Subtractors**

0-0=0

0-1 =1 With Borrow

1-0=1

1-1=0

- The Simple Subtraction consist of four possible elementary operations
- The First, 3<sup>rd</sup> and 4<sup>th</sup> Operations Produces Difference whose length is one digit. In these Operations, Each Subtrahend bit is subtracted from Minuend bit
- 2<sup>nd</sup> Operation the minuend bit is smaller than the subtrahend bit, Hence 1 is borrowed

JIBIN EP, EKC TC MANJERI, 9633908979

#### **Half Subtractor**

- Half subtractor is a combination circuit with two inputs and two outputs (difference and borrow).
- It produces the difference between the two binary bits at the input and also produces an output (Borrow) to indicate if a 1 has been borrowed.
- In the subtraction (A-B), A is called as Minuend bit and B is called as Subtrahend bit




HALF SUBTRACTO 0-0=0,0-1=1 with BORROW 1 1-0=1,1-1=0 LOGIC DIAGRAM TRUTH TABLE **BOOLEAN EXPRESSION** For Difference Inputs Outputs Difference В Difference Borrow 0 0 1 1 Difference =  $A\overline{B} + \overline{A}B$ 1 0 1 0 = A (+) B For Borrow JIBIN EP. EKC TC MBONTOW \$ AB908979 24


#### Full Subtractor


- The disadvantage of a half subtractor is overcome by full subtractor.
- The full subtractor is a combinational circuit with three inputs A,B,Bin and two output D and Bour.


• The three inputs A, B and Bin, denote the Minuend, Subtrahend, and Previous Borrow, respectively. The two outputs, D and Bout represent the difference and output borrow, respectively.



	RUTH TABLE				
	Inputs		Out	tputs	
A	В	B <sub>in</sub>	D	B <sub>out</sub>	
0	0	0	0	0	
0	0	1	1	1	
0	1 -	0	1	1	
0	1	1	0	1	
1	0	0	1	0	
1	0	1	0	0	
1	1	0	0	0	
1	1	1	JIBIN EP, EKC	TC MANJER , 96339089	26









#### Reference: 3 Input XOR Gate


	Inputs	outputs	
W	Х	Υ	Q = A⊕B⊕C
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1



Sum=  $A \oplus B \oplus C_{in}$ 

JIBIN EP, EKC TC MANJERI, 9633908979







#### MULTIPLEXER AND DEMULTIPLEXER



JIBIN EP, EKC TC MANJERI, 9633908979


33

#### **MULTIPLEXER (MUX)**

- Multiplexer is a digital circuit that has multiple inputs and a single output.
- It is also known as Data Selector
- The Section of particular input line is controlled by set of Selection lines
- Normlly there are 2<sup>n</sup> Input lines and n Selection Lines Whose bit combination determines which input is selected
- Therefore Multiplexer is 'Many to One' and it provide digital equivalent of an analog selector switch

JIBIN EP, EKC TC MANJERI, 9633908979

#### **MULTIPLEXER (MUX)**



JIBIN EP, EKC TC MANJERI, 9633908979

2

### **TYPES OF MULIPLEXE**


n Selection Lines2<sup>n</sup> Input Lines1 Output Line


2:1 Mux

4:1 Mux

8:1 Mux

JIBIN EP, EKC TC MANJERI, 9633908979






#### 2:1 MUX

S0	Output Z
0	D0
1	DI

 $Z = D0.\overline{S0} + D1.S0$ 


#### Circuit


- 2.1 MUX requires
  - · 2 AND Gates
  - · 1 NOT Gate
  - · 1 OR Gate



## 4.1 MULTIPLEXER

- 4.1 Multiplexer has
  - four data inputs, D0, D1, D2 and D3
  - · Two select lines SO and S1.
  - · One output Z.





#### TRUTH TABLE OF 4.1 MUX

SI	S0	Output Z
0	0	D0
0	1	DI
1	0	D2
1	1	D3


 $Z = D0.\overline{S1}.\overline{S0} + D1.\overline{S1}.S0 + D2.S1.\overline{S0} + D3.S1.S0$ 

JIBIN EP, EKC TC MANJERI, 9633908979

41


### CIRCUIT OF 4:1 MUX

 $Z = D0.\overline{S1}.\overline{S0} + D1.\overline{S1}.S0 + D2.S1.\overline{S0} + D3.S1.S0$ 



### 8:1 MULTIPLEXER

- 4.1 Multiplexer has
  - Eight data inputs, D0, D1, D2, D3, D4, D5, D6 and D7
  - · Three select lines SO, S1 and S2.
  - · One output Z.




### TRUTH TABLE OF 8:1 MUX

S2	SI	S0	Output Z
0	0	0	D0
0	0	1	DI
0	1	0	D2
0	1	1	D3
1	0	0	D4
I	0	I	D5
1	1	0	D6
1	1	Î	D7

Z = S2'.S1'.S0'.D0 + S2'.S1'.S0.D1 + S2'.S1.S0'.D2 + S2'.S1.S0.D3 + S2.S1'.S0'.D4 + S2.S1'.S0.D5 + S2.S1.S0'.D6 + S2.S1.S0'.D7 (MANJERI, 9633908979)






4

#### **DEMULTIPLEXER (DEMUX)**

- Demultiplexer is a digital circuit that has multiple Outputs and a single Input.
- It is also known as Data Distributer
- The Section of particular Output line is controlled by set of Selection lines
- Normlly there are 2<sup>n</sup> Output lines and n Selection Lines Whose bit combination determines which input is selected
- Therefore demultiplexer is 'One to Many'

JIBIN EP, EKC TC MANJERI, 9633908979

### **DEMULTIPLEXER (DEMUX)**



JIBIN EP, EKC TC MANJERI, 9633908979

4

#### **TYPES OF DEMULIPLE**

n Selection Lines2<sup>n</sup> Output Lines1 Input Line

- 1:2 Mux
- 1:4 Mux
- 1:8 Mux

JIBIN EP, EKC TC MANJERI, 9633908979

### 1x2 DEMUX


It has one select line and two outputs,  $Y_0$  and  $Y_1$ . The input connected is F.


#### TRUTH TABLE:

So	Y <sub>0</sub>	Υ <sub>1</sub>
0	F	0
1	0	F

$$Y_o = \overline{S_o}.F + S_o.0 = \overline{S_o}.F$$

$$Y_1 = \overline{S_o}.0 + S_o.F = S_o.F$$






## 1x4 DEMUX

It has two select lines and four outputs,  $Y_0$ ,  $Y_1$ ,  $Y_2$  and  $Y_3$ . The input connected is F.

#### TRUTH TABLE:


S <sub>1</sub>	So	Yo	Υ <sub>1</sub>	Y <sub>2</sub>	Y <sub>3</sub>
0	0	F	0	0	0
0	1	0	F	0	0
1	0	0	0	F	0
1	1	0	0	0	F





$$Y_o = \overline{S_1}.\overline{S_0}.F$$
  $Y_1 = \overline{S_1}.S_0.F$ 


$$Y_2 = S_1.\overline{S_0}.F Y_3 = S_1.S_0.F$$

JIBIN EP, EKC TC MANJERI, 9633908979










Problem 1: Implement the following function using 8-to-1 Mux  $f(x,y,z) = \sum m(0,2,3,5)$ 

S2	S1	S0	_
X	Υ	Z	F
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	1 5
1	0	0	1180
1	0	1	1
1	1	0	0
1	1	1	0



JIBIN EP, EKC TC MANJERI, 9633908979

#### Problem 2:

Use a 4:1 Mux to implement the logic function  $f(A,B,C) = \sum m(1,2,4,7)$ 

	S2	S1		_	
Minterm	А	В	С	F	
0	0	0	0	0	-F=C
1	0	0	1	1	-C
2	0	1	0	1 556	S to a winds
3	0	1	1 0	0	F=C'
4	1	0	0	1	
5	1	0	1	0	F=C'
6	1	1	0	0	
7	1	1	1	1	F=C


JIBIN EP, EKC TC MANJERI, 9633908979

#### Problem 3a:

Use a multiplexer having Four data select the input to implement the logic for the function given below. Also realize the same using 16:1 Mux and 8:1 Mux

 $f = \sum m(0,1,2,3,4,10,11,14,15)$ 

					-
Minter	S3	<b>S2</b>	S1	S0	F
2	Α	В	С	D	-
0	0	0	0	0	1
1	0	0	0	1	1
2	0	0	1	0	1
3	0	0	1	1	1
4	0	1	0	0	1
5	0	1	0	1	0
6	0	1	1	0	0
7	0	1	1	1	0
8	1	0	0	0	0
9	1	0	0	1	0
10	1	0	1	0	1
11	1	0	1	1	1
12	1	1	0	0	0
13	1	1	0	1	0
14	1	1	1	0	1
15	1	1	1	1	1




Problem 3b:

Use a multiplexer having three data select the input to implement the logic for the function given below. Also realize the same using 8:1 Mux

 $f = \sum m(0,1,2,3,4,10,11,14,15)$ 

						4	<b>□</b> ····(○,1,=,○,1,1⊙,1 ··,1⊙)
erm	S3	<b>S2</b>	S1				
Minterm	х	х	Υ	D	F		8 × 1 MUX
0	0	0	0	0	1		$C \longrightarrow S_0$
1	0	0	0	1	1	F=1	_
2	0	0	1	0	1		
3	0	0	1	1	1	F=1	$A \longrightarrow S_2$
4	0	1	0	0	1		$1 \longrightarrow D_0$ Output F
5	0	1	0	1	0	F=D'	
6	0	1	1	0	0		$\overline{D}$
7	0	1	1	1	0	F=0	$D \longrightarrow D_2$
8	1	0	0	0	0	31N r	$0 \rightarrow D_3$
9	1	0	0	1	0	F=0	$\downarrow \qquad \qquad \downarrow \qquad \qquad \downarrow$
10	1	0	1	0	1		$\downarrow \rightarrow D_5$
11	1	0	1	1	1	F=1	
12	1	1	0	0	0		$D_6$
13	1	1	0	1	0	F=0	$\longrightarrow$ $D_7$
14	1	1	1	0	1		(b) Locio dio mano
15	1	1	1	1	1	F=1	JIBIN EP, EKC TC MANJERI, 9633908979 (b) Logic diagram



Problem 5 (Home Work)
Use Multiplexer implement the logic functions  $F=A \bigoplus B \bigoplus C$ 

	Inputs	outputs	
W	х	Υ	Q = A⊕B⊕C
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1



JIBIN EP, EKC TC MANJERI, 9633908979

Problem 6 (Home Work)
Use a demultiplexer Implement the functions  $f1 = \sum_{i=1}^{n} m(1,5,7)$   $f2 = \sum_{i=1}^{n} m(3,6,7)$ 



JIBIN EP, EKC TC MANJERI, 9633908979

#### Problem 7 (Home Work)

Implement the functions  $f(w,x,y,z) = \sum m(1,4,6,7,8,9,10,11,15)$  Using 8 to 1 Mux



JIBIN EP, EKC TC MANJERI, 9633908979



#### **DECODER AND ENCODER**





JIBIN EP, EKC TC MANJERI, 9633908979


63


#### **DECODER**

- Decoder is a Multiple Input, Multiple Output logic circuit which converts coded inputs to coded outputs, where the input and output are different
- Decoder consist of n input and  $2^n$  Maximum Possible Outputs










### 3 to 8 Decoder

	Inp	uts						Outputs			
ENABLE	Α	В	U	Y7	Y6	Y5	Y4	Y3	Y2	Y1	Y0
1	0	0	0	0	0	0	0.0	0	0	0	1
1	0	0	1	0	0	0	0	0	0	1	0
1	0	1	0	0	0	O SUCCESSO	0	0	1	0	0
1	0	1	1	0	0	0	0	1	0	0	0
1	1	0	1180	0	0	0	1	0	0	0	0
1	1	0	1	0	0	1	0	0	0	0	0
1	1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	1	0	0	0	0	0	0	0


JIBIN EP, EKC TC MANJERI, 9633908979

#### Implement the Boolean function $f = \sum m(1,2,3,7)$




**ENCODER** 

- Encoder is a digital circuit which perform inverse operation of Decoder
- Decoder is a Multiple Input, Multiple Output logic circuit which converts coded inputs to coded outputs, where the input and output are different
- Decoder consist of n Outputs and  $2^n$  Maximum Possible Inputs



JIBIN EP, EKC TC MANJERI, 9633908979




# 8 TO 3 ENCODER ( OCTAL TO BINARY)

Inputs									Outputs		
D0	D1	D2	D3	D4	D5	D6	D7	Α	В	С	
1	0	0	0	0	0	0	0	0	0	0	
0	1	0	0	0	0	0	0	0	0	1	
0	0	1	0	0	0	0	0	0	1	0	
0	0	0	1	0	0	0	0	0	1	1	
0	0	0	0	1	0	0	0	1	0	0	
0	0	0	0	0	1	0	0	1	0	1	
0	0	0	0	0	0	1	0	1	1	0	
0	0	0	0	0	0	0	1	1	1	1	

JIBIN EP, EKC TC MANJERI, 9633908979

# 8 TO 3 ENCODER ( OCTAL TO BINARY)





## PRIORITY ENCODER

- A Priority encoder is one of the types of encoders in which an ordering is imposed to the inputs that means compared with the standard encoder, it includes the priority function.
- However, this priority is based on the relative magnitudes of the inputs. Hence, the input with larger magnitude is the one that is encoded first.
- Priority encoders can select the inputs with highest priority in many practical applications. This process of selection is called arbitration.
- One of the most common examples of arbitration is that, there are numerous input devices in computer system and several of which devices attempt to supply the data to the computer simultaneously. In those cases, a priority encoder enables the input device having the highest priority among those devices trying to access the computer at the same time.

JIBIN EP, EKC TC MANJERI, 9633908979



# PRIORITY ENCODER

This Priority encoder consists of 4 inputs and three outputs.

Although an encoder has 2<sup>n</sup> inputs and n outputs, it has a third output 'V' which is a valid bit indicator and is set to one when one or more inputs are active or equal to 1.

 $Y1 = D3 + \overline{D3}D2 = D3 + D2$ 

 $Y0 = D3 + \overline{D3} \overline{D2} D1 = D3 + \overline{D2} D1$ 

V = D3 + D2 + D1 + D0

 $\mathbf{v}$  $\mathbf{D}_0$  $\mathbf{D}_1$  $\mathbf{D}_2$  $\mathbf{D}_3$  $\mathbf{Y}_{1}$  $\mathbf{Y}_{0}$ 0 0 × × 0 0 0 1 0 0 0 0 0 1 X 1 0 0 0 1 1 X X 1 0 1 0 1 × X X 1 1 1 1

Inputs


JIBIN EP, EKC TC MANJERI, 9633908979

7

Outputs



## PRIORITY ENCODER



JIBIN EP, EKC TC MANJERI, 9633908979



## MAGNITUDE COMPARATORS




JIBIN EP, EKC TC MANJERI, 9633908979

77

#### **MAGNITUDE COMPARATOR**


- A magnitude digital comparator is a combinational circuit that compares two digital or binary numbers (consider A and B) and determines their relative magnitudes in order to find out whether one number is equal, less than or greater than the other digital number.
- Three binary variables are used to indicate the outcome of the comparison as A>B, A<B, or A=B.</li>
   The below figure shows the block diagram of a n-bit comparator which compares the two numbers of n-bit length and generates their relation between themselves.




JIBIN EP, EKC TC MANJERI, 9633908979

# Single Bit Magnitude Comparator

- comparator used to compare two bits, i.e., two numbers each of single bit is called a single bit comparator. It consists of two inputs for allowing two single bit numbers and three outputs to generate less than, equal and greater than comparison outputs.
- The figure below shows the block diagram of a single bit magnitude comparator. This comparator compares the two bits and produces one of the 3 outputs as L (A<B), E (A=B) and G (A>B).



JIBIN EP, EKC TC MANJERI, 9633908979



# Two Bit Magnitude Comparator


 A 2-bit comparator compares two binary numbers, each of two bits and produces their relation such as one number is equal or greater than or less than the other. The figure below shows the block diagram of a two-bit comparator which has four inputs and three outputs.


• The first number A is designated as A = A1A0 and the second number is designated as B = B1B0. This comparator produces three outputs as = 1 if A<B).



0

Inputs				Outputs		
$\mathbf{A_1}$	$\mathbf{A}_0$	B <sub>1</sub>	$\mathbf{B}_0$	A>B	A=B	A <b< td=""></b<>
0	0	0	0	0	1	0
0	0	0	1	0	0	1
0	0	1	0	0	0	1
0	0	1	1	0	0	1
0	1	0	0	1	0	0
0	1	0	1	0	1	0
0	1	1	0	0	0	1
0	1	1	1	0	0	1
1	0	0	0	1	0	0
1	0	0	1	1	0	0
1	0	1	0	0	1	0
1	0	1	1	0	0	1
1	1	0	0	1	0	0
1	1	0	1	1	0	0
1	1	1	0	1	0	0
1	1	1	1	JIBIN FP, EKC	TC MANJERI, 963	390897







A>B:  $G = A0 \overline{B1} \overline{B0} + A1 \overline{B1} + A1 A0 \overline{B0}$ 

A = B:  $E = \overline{A1} \overline{A0} \overline{B1} \overline{B0} + \overline{A1} A0 \overline{B1} B0 + A1 A0 B1 B0 + A1 \overline{A0} B1 \overline{B0}$ 


 $=\overline{A1} \ \overline{B1} (\overline{A0} \ \overline{B0} + A0B0) + A1B1 (A0B0 + \overline{A0} \ \overline{B0})$ 

 $= (A0 B0 + \overline{A0} \overline{B0}) (A1 B1 + \overline{A1} \overline{B1})$ 

= (A0 Ex-NOR B0) (A1 Ex-NOR B1)

 $A < B: L = \overline{A1} B1 + \overline{A0} B1 B0 + \overline{A1} \overline{A0} B0$ 

JIBIN EP, EKC TC MANJERI, 9633908979



# **Application of Comparators**



- These are used in the address decoding circuitry in computers and microprocessor based devices to select a specific input/output device for the storage of data.
- These are used in control applications in which the binary numbers representing physical variables such as temperature, position, etc. are compared with a reference value. Then the outputs from the comparator are used to drive the actuators so as to make the physical variables closest to the set or reference value.
- Process controllers
- Servo-motor control

JIBIN EP, EKC TC MANJERI, 9633908979

MODULE 3 (TOPIC-9)

# BINARY PARALLEL ADDER CARRY LOOK AHEAD ADDER **BCD ADDER**

https://youtu.be/8G29l4BFg\_o https://youtu.be/hfbvmGZ79SA



JIBIN EP, EKC TC MANJERI, 9633908979



### PARALLEL ADDER


- A single full adder performs the addition of two one bit numbers and an input carry.
- But a **Parallel Adder** is a digital circuit capable of finding the arithmetic **sum** of two binary numbers that is **greater than one bit** in length by operating on corresponding pairs of bits in parallel.
- It consists of full adders connected in a chain where the output carry from each full adder is connected to the carry input of the next higher order full adder in the chain.
- A n bit parallel adder requires n full adders to perform the operation. So for the two-bit number, two adders are needed while for four bit number, four adders are needed and so on. Parallel adders normally incorporate carry lookahead logic to ensure that carry propagation between subsequent stages of addition does not limit addition speed.

JIBIN EP, EKC TC MANJERI, 9633908979

87



#### PARALLEL ADDER



JIBIN EP, EKC TC MANJERI, 9633908979



# CARRY LOOK AHEAD ADDER

- A carry-Lookahead adder is a fast parallel adder as it reduces the propagation delay by more complex hardware, hence it is costlier. In this design, the carry logic over fixed groups of bits of the adder is reduced to two-level logic, which is nothing but a transformation of the ripple carry design.
- This method makes use of logic gates so as to look at the lower order bits of the augend and addend to see whether a higher order carry is to be generated or not.
- Carry-Lookahead Adder Ics A typical carry-Lookahead generator IC is 74182 which accept four pairs of active low carry propagate (as P0, P1, P2 and P3) and carry generate (Go, G1, G2 and G3) signals and an active high input (Cn).

JIBIN EP, EKC TC MANJERI, 9633908979

90



# **CARRY LOOK AHEAD ADDER**

Δ

Consider the full adder circuit shown above with corresponding truth table. If we define two variables a carry generate Gi and carry propagate Pi then,

 $P_i = A_i \oplus B_i$ Gi = Ai Bi

The sum output and carry output can be expressed as

Si = Pi ⊕ Ci C i +1 = Gi + Pi Ci

	0	0	0	0
No carry generate	0	1	0	0
	0	0	1	0
	1	1	1	0
No carry propagate	0	0	0	1
	1	1	0	
	1	0	1	1
Carry generate	1	1	1	1


C i +1


Ci

JIBIN EP, EKC TC MANJERI, 9633908979

90

Condition







#### **BCD ADDER**

- BCD adder must be able to operate in accordance with above steps
- 1) Add two bit BCD Code Groups, using straight binary addition
- 2) Determine if the sum of addition is greater than 1001 (Decimal 9); If it is, add 0110 (Decimal 6) to this sum and generate a carry to the next decimal position
- The first requirement is easily met by using a 4 bit binary parallel adder
- The sum output S4 S3 S2 S1 S0 can range anywhere from 00000 to 10010

The Circuitry for a BCD adder must include the logic needed to detect whenever the sum is greater than 01001, so that correction can be added in

JIBIN EP, EKC TC MANJERI, 9633908979


93

The circuit consists of three basic parts. The two BCD code groups  $A_3A_2A_1A_0$  and  $B_3B_2B_1B_0$  are added together in the upper 4-bit adder, to produce the sum  $S_4S_3S_2S_1S_0$ . The logic gates shown implement the expression for X. The lower 4-bit adder will add the correction 0110 to the sum bits, only when X = 1, producing the final BCD sum output represented by  $\Sigma_3\Sigma_2\Sigma_1\Sigma_0$ . The X is also the carry-out that is produced when the sum is greater than 01001. Of course, when X = 0, there is no carry and no addition of 0110. In such cases,  $\Sigma_3\Sigma_2\Sigma_1\Sigma_0 = S_3S_2S_1S_0$ .

Two or more BCD adders can be connected in cascade when two or more digit decimal numbers are to be added. The carry-out of the first BCD adder is connected as the carry-in of the

second BCD adder, the carry-out of the second BCD adder is connected as the carry-in of the third BCD adder and so on.

JIBIN EP, EKC TC MANJERI, 9633908979




MODULE 3 (TOPIC-9)


# **VERILOG PROGRAMMING PART 2**

https://youtu.be/ZgGDLuHmpOE



JIBIN EP, EKC TC MANJERI, 9633908979






#### 2:1 MODELING DATA FLOW MODELING


# Boolean Expression Y = D0.S' + D1.S


```
module 2TO1MUX(D0, D1, S, Y);
output Y;
Input D0, D1, S;
assign Y = (D0~S)|(D1S);
end module
```


# 2:1 MODELING GATE LEVEL MODELING





```
module 2TO1MUX(Y, D0, D1, S);
output Y;
input D0, D1, S;
wire T1, T2, Sbar;
and (T1, D1, S), (T2, D0, Sbar);
not (Sbar, S);
or (Y, T1, T2);
endmodule
```















# FULL ADDER

0+0 =0,0+1 =1 1+0=1,1+1= 0


#### TRUTH TABLE

#### **BOOLEAN EXPRESSION**

	Inputs	Outputs		
Α	В	Cin	Carry	Sum
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1









 $Sum = \overline{A} \ \overline{B}C_{in} + \overline{A}B\overline{C}_{in} + A\overline{B} \ \overline{C}_{in} + ABC_{in}$ 


# **FULL ADDER**


#### LOGIC DIAGRAM




Sum=  $A \oplus B \oplus C_{in}$ Carry=  $AB + AC_{in} + BC_{in}$ 









# PREPARED BY



# SHASTRA TECHNICAL INSTITUTE



KTU | PSC | UPSC

#### Jibin EP

Assistant Professor Department of Electronics and Communication Eranad Knowledge City Technical Campus Manje

Contact:9633908979, 70121716607 Email: epjibin@gmail.com, jibin@ekc.edu.in



https://www.youtube.com/ShastraTechnicalInstitute