

APJ ABDUL KALAM TECHNOLOGICAL UNIVERSITY

LOGIC CIRCUIT DESIGN (ECT-203)

MODULE 2 NOTES

PREPARED BY: JIBIN EP, ASSISTANT PROFESSOR, EKC TC MANJERI

INDEX

SL NO	TOPIC	SLIDE LINK	VIDEO LINK
1	The Logic Gates	THE LOGIC GATES	https://youtu.be/MY8pLZ_MOlw
2	Boolean Algebra	BOOLEAN ALGEBRA	https://youtu.be/djWQBrgtrxs
3	Sum of Product and Product of Sum	SUM OF PRODUCT PRODUCT OF SUM	https://youtu.be/MEUyTF9Fv2I
4	SOP and POS Numerical Problems	SUM OF PRODUCT PRODUCT OF SUM	https://youtu.be/_4RFZ0s3Qks
5	NAND NOR Implementation	NAND NOR IMPLEMENTATION	https://youtu.be/TNj8WSXXH-Q
6	KMAP- Part 1	KARNAUGH MAP	https://youtu.be/UoxRJkMJ - pI
7	KMAP-Part 2	Slide 85	https://youtu.be/ZMARz-Xr0F4
8	KMAP-Part-3	Slide 94	https://youtu.be/ezp0B2F6L0k
9	Verilog Programming Part 1	<u>VERILOG PROGRAMMING</u>	https://youtu.be/TQNl363ZrAl

JIBIN EP, EKC TC MANJERI, 9633908979

2	Boolean Postulates and Fundamental Gates:	
2.1	Boolean postulates and laws – Logic Functions and Gates, De-Morgan's	2
	Theorems, Principle of Duality	
2.2	Minimization of Boolean expressions, Sum of Products (SOP), Product of	2
	Sums (POS)	
2.3	Canonical forms, Karnaugh map Minimization	1
2.4	Gate level modelling in Verilog: Basic gates, XOR using NAND and NOR	2

JIBIN EP, EKC TC MANJERI, 9633908979

.


MODULE 2 (TOPIC-1)


THE LOGIC GATES

https://youtu.be/MY8pLZ_MOI





JIBIN EP, EKC TC MANJERI, 9633908979






BASIC GATES








UNIVERSAL GATES

NAND and NOR gates are widely known to be universal logic gates, meaning that any other logic gate be made from NAND or NOR gates





(NOT + OR)

This is an OR gate with the output inverted, A NOR gate can have two or more inputs, its output is true if no inputs are true

1. TRUTH TABLE

INPUT (A)	INPUT (B)	OUTPUT(Y)
0	0	1
0	1	0
1	0	0
1	1	0

2. BOOLEAN EXPRESSION

 $Y = \overline{A + B}$

ARITHMETIC GATES





This is an arithmetic gate, which produces low output when the inputs are same

1. TRUTH TABLE

IN	IPUT (A)	INPUT (B)	OUTPUT(Y)
0		0	0
0		1	1
1		0	1
1		1	0

2. BOOLEAN EXPRESSION



3.XNOR GATE (EXCLUSIVE NOR GATE)

This is an arithmetic gate, which produces high output when the inputs are same

1. TRUTH TABLE

INPUT (A)	INPUT (B)	OUTPUT(Y)
0	0	1
0	1	0
1	0	0
1	1	1

2. BOOLEAN EXPRESSION







BOOLEAN ALGEBRA

https://youtu.be/djWQBrgtrxs YouTube



JIBIN EP, EKC TC MANJERI, 9633908979

Inversion Law

This law uses the NOT operation. The inversion law states that double inversion of variable results in the original variable itself.

•
$$A + \bar{\bar{A}} = 1$$

AND Law

These laws use the AND operation. Therefore they are called AND laws

- A.0 = 0
- A.1 = A
- A. A = A
- $A. \bar{A} = 0$

OR Law

These laws use the OR operation. Therefore they are called OR laws.

- A + 0 = A
- A + 1 = 1
- A + A = A
- $A + \bar{A} = 1$

Commutative Law

Any binary operation which satisfies the following expression is referred to as a commutative operation. Commutative law states that changing the sequence of the variables does not have any effect on the output of a logic circuit.

- A. B = B. A
- A + B = B + A

Associative Law

It states that the order in which the logic operations are performed is irrelevant as their effect is the same.


- (A.B).C=A.(B.C)
- (A + B) + C = A + (B + C)


UBIN EY

Distributive Law

Distributive law states the following conditions:

- A. (B+C) = (A.B) + (A.C)
- A + (B. C) = (A + B) . (A + C)







SUM OF PRODUCT PRODUCT OF SUM



JIBIN EP, EKC TC MANJERI, 9633908979


25

Sum Of Product (SOP)

 Each SOP Consist of two or more product terms(AND) that ORed together

1.
$$f(A, B, C) = ABC + ABC$$

product terms



Canonical SOP

Example 2.3: Convert the given expression in standard SOP form.


$$f(A, B, C) = AC + AB + BC$$

Solution:

Step 1 : Find the missing literal/s in each product term

Product of Sum (POS)

 Each POS Consist of Two or more Sum Terms(OR) that AND ed Together



Canonical POS

Example 2.5: Convert the given expression in standard POS form.

$$f(A, B, C) = (A + B)(B + C)(A + C)$$


Solution:


Step 1: Find the missing literal/s in each sum term

Mintem and Maxterm

- Each individual term in Standard SOP is called Minterm
- Each individual term in Standard POS is called Maxterm

Variables		es	Minterms	Maxterms M _i	
A	A B C		mį		
0	0	0	$\overline{A} \overline{B} \overline{C} = m_0$	A + B + C = M ₀	
0	0	1	$\overline{A} \overline{B} C = m_1$	$A + B + \overline{C} = M_1$	
0	1	0	$\overline{A} B \overline{C} = m_2$	A + B + C = M2	
0	1	1	ABC = m3	$A + \overline{B} + \overline{C} = M_3$	
1	0	0	$A \overline{B} \overline{C} = m_4$	A + B + C = M4	
1	0	1	ABC = m5	$\overline{A} + B + \overline{C} = M_5$	
1	1	0	A B C = m6	A + B + C = M6	
1	1	1	A B C = m7	$\overline{A} + \overline{B} + \overline{C} = M_7$	





NAND GATE

TAUTAD QUITE

3.NAND GATE -

(NOT + AND)

This is an AND gate with the output inverted, A NAND gate can have two or more inputs, its output is true if NOT all inputs are true.

1. TRUTH TABLE

INPUT (A)	INPUT (B)	OUTPUT(Y)
0	0	1
0	1	1
1	0	1
1	1	0

2. BOOLEAN EXPRESSION


 $Y = \overline{AB}$



JIBIN EP CST203/ECT203

NOT FUNCTIO

An inverter can be made from NAND gate by connecting all the input together and creating, in effect a single common input



PROOF

$$Y = \overline{AB}$$

$$Y = \overline{XX}$$

DEMORGANS LAW

$$Y = \bar{X} + \bar{X}$$

REFERENCE : A+A=A




2

AND FUNCTIO


JIBIN EP CST203/ECT203

An AND Function is Generated by simply inverting the output of NAND Gate





A	В	AB
0	0	0
0	1	0
1	0	0
1	1	1




_ ^	В	AB	AB
0	0	1	0
0	1	1	0
1	0	1	0
1	1	0	1

JIBIN EP CST203/ECT203

OR FUNCTION

An OR Function is Generated by simply inverting both the inputs of NAND Gate



NOR FUNCTIO


An NOR Function is Generated by simply inverting both the inputs of NAND Gate and invert the output

$$Y = \overline{A} + \overline{B}$$

$$= \overline{A} \cdot \overline{B}$$
DeMorgan's Theorem 2
$$[\overline{A} = A]$$

$$A \rightarrow \overline{A}$$

$$A \rightarrow \overline{A$$



NOR GATE

3.NOR GATE

(NOT + OR)

This is an OR gate with the output inverted, A NOR gate can have two or more inputs, its output is true if no inputs are true

1. TRUTH TABLE

INPUT (A)	INPUT (B)	OUTPUT(Y)
0	0	1
0	1	0
1	0	0
1	1	0

2. BOOLEAN EXPRESSION





JIBIN EP CST203/ECT203



An inverter can be made from NOR gate by connecting all the input together and creating, in effect a single common input



REFERENCE: A+A=A




JIBIN EP CST203/ECT203


41

OR FUNCTION

An OR Function is Generated by simply inverting the output of NOR Gate





A	В	A · B
0	0	0
0	1	0
1	0	0
1	1	1



A	/ B	Ā+B	Ā+ B
0	0	1	0
0	1	1	0
1	0	1	0
1	1	0	1


JIBIN EP CST203/ECT203





CONCLUSION

3.NAND GATE



NOT

 Connecting all the input together

AND

 Inverting the output of NAND Gate

OR

 Inverting the Inputs of NAND Gate

NOR


 Inverting the Inputs of NAND Gate and invert the output

JIBIN EP CST203/ECT203

45

CONCLUSION

3.NOR GATE



NOT

 Connecting all the input together

OR

 Inverting the output of NOR Gate

AND

Inverting the Inputs of NOR Gate

NAND

 Inverting the Inputs of NOR Gate and invert the output

JIBIN EP CST203/ECT203

MODULE 2 (TOPIC-6,7,8)

KARNAUGH MAP

https://youtu.be/ezp0B2F6L0k

https://youtu.be/UoxRJkMJ-pl https://youtu.be/ZMARz-Xr0F4





JIBIN EP, EKC TC MANJERI, 9633908979


47

Karnaugh Map


- We have simplified the Boolean functions using Boolean postulates and theorems. It is a time consuming process and we have to re-write the simplified expressions after each step.
- To overcome this difficulty, Karnaugh introduced a method for simplification of Boolean functions in an easy way. This method is known as Karnaugh map method or K-map method. It is a graphical method, which consists of 2ⁿ cells for 'n' variables. The adjacent cells are differed only in single bit position.














5-variable Karnaugh map (Gray code)


RULES OF KMAP


TOTES OF TAXEL

















There should be as few groups as possible, as long as this does not contradict any of the previous rules.



The Karnaugh map uses the following rules for the simplification of expressions

RULES OF KMAD grouping together adjacent cells containing ones

No zeros allowed.

No diagonals

Only power of 2 number of cells in each group.

Groups should be as large as possible.


Every one must be in at least one group.

Overlapping allowed.


Wrap around allowed.

Only power of 2 number of cells in each group.

Representation of Truth Table on KMAP





Representation of Truth Table on KMAP



Representation of Truth Table on KMAP


No.	A	В	С	D	Y
0	0	0	0	0	1
1	0	0	0	1	0
2	0	0	1	0	0
3	0	0	1	1	1
	3	1	e	0	1
5	0	1	0	1	1
6	0	1	1	0	0
7	0	1	1	1	1
8	1	0	0	0	0
9	1	0	0	1	0
10	1	0	1	0	1
11	1	0	1	1	0
12	1	1	0	0	1
13	1	1	0	1	0
14	1	1	1	0	1
15	1	1	1	1	1






Representation of Boolean Expression on KMAP

Plot Boolean expression $Y = AB\overline{C} + ABC + \overline{ABC}$ on the Karnaugh map.




Representation of Boolean Expression on **KMAP**


 $Y = \overline{A}B\overline{C}\overline{D} + A\overline{B}C\overline{D} + \overline{A}BC\overline{D} + A\overline{B}CD + AB\overline{C}D$ on the Karnaugh map.





Representation of Boolean Expression on **KMAP**





AB	00	01	11	10
ray code equence	m ₀	m ₁	m ₃	m ₂
01	m ₄	m ₅	m ₇	m ₆
11	. m ₁₂	m ₁₃	m ₁₅	m ₁₄
10	m ₈	m ₉	m ₁₁	m ₁₀























Grouping of Four adjacent ones











Illegal Grouping





DON'T CARE TERMS

(INCOMPLETELY SPECIFIED FUNCTIONS)

- In Some logic circuits, certain input conditions never occur. Therefore the corresponding output never appears
- In Such cases output level is not defined, it can be either HIGH or LOW
- These output levels are indicated by 'X' or 'd' in the truth tables and are called don't care conditions


DON'T CARE TERMS (INCOMPLETELY SPECIFIED FUNCTIONS)

Α	В	С	Y
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1		0	X
Time	1		X


Here the output levels are defined for input conditions from 000 to 101
For remaining two conditions of input, output is not defined. Hence these are called **Don't care** conditions


DON'T CARE TERMS

- When forming groups of cells, treat the don't care cell as either a 1 or a 0, or ignore the don't cares.
- This is helpful if it allows us to form a larger group than would otherwise be possible without the don't cares. There is no requirement to group all or any of the don't cares.
- Only use them in a group if it simplifies the logic.




Reduce the following Boolean Expression using KMAP $f(A, B, C) = \sum m(0,1,3,7) + d(2,5)$






Reduce the following Boolean Expression using KMAP $f(A, B, C, D) = \sum m(0,7,8,9,10,12) + d(2,5,13)$



$$F(W, X, Y, Z) = \overline{X} \overline{Z} + \overline{W} X Z + W \overline{Y}$$







KARNAUGH MAP (PART-2)

https://youtu.be/ZMARz-Xr0F4

CONTENTS

NUMERICAL PROBLEMS: SOP KMAP (2,3,4 VARIABLES)

DON'T CARE CONDITIONS

NUMERICAL PROBLEMS
: DON'T CARE CONDITIONS


PREVIOUS VIDEO

Introduction to KMAP

Rules of KMAP

Representation of KMAP

Problems to workout




F(w,x,y,z)=w'(x'y+x'y'+xyz)+x'z'(y+w)d(w,x,y,z)=w'x(y'z+yz)+wyz



Reduce the following expressions using K-map and implement the real minimal expression in universal logic.

1) $F(A, B, C, D) = \sum m(0,1,2,3,5,7,8,9,10,12,13)$

Problems to workout



i) Sum of Products and ii) Product of Sums (use K Map)



Simplify the Boolean function F (w, x, y, z) = $\sum m(0, 5, 7, 8, 9, 10, 11, 14, 15)$

Example 3.10: Reduce the following function using Karnaugh map technique and implement using basic gates

 $f(A, B, C, D) = \overline{AB}D + AB\overline{C}\overline{D} + \overline{ABD} + ABC\overline{D}$

Problems to workout

Example 3.9: Simplify the logic function specified by the truth Table 3.1 using the Karnaugh map method. Y is the output variable, and A, B and C are the input variables.

6

Α	В	С	Y
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

Problems to workout


Example 3.8: Reduce the following function to its minimum sum of products form:

 $Y = \overline{A}\,\overline{B}\,\overline{C}D + \overline{A}B\overline{C}D + \overline{A}BCD + \overline{A}BC\overline{D} + AB\overline{C}\overline{D} + AB\overline{C}D + ABCD + A\overline{B}\,CD$

Example 3.7: Reduce the following four variable function to its minimum sum of products form:

 $Y = \overline{ABCD} + ABC\overline{D} + A\overline{B}C\overline{D} + A\overline{B}C\overline{D} + A\overline{B}\overline{C}\overline{D} + AB\overline{C}\overline{D} + AB\overline{C}\overline{D} + \overline{AB}CD + \overline{AB}\overline{C}\overline{D}$







KARNAUGH MAP (PART-3)

https://youtu.be/ezp0B2F6L0k

SIMPLIFICATION OF POS EXPRESSION (MAXTERM KMAP)X

STPES TO SOLVE

1

• Plot the K-Map and place 0's in those cells corresponds to the Os in the TT or Maxterms in the Product of Sum Expression

2


• Check the K-map for adjacent 0's and encircle those 0's

3

 Form the simplified POS Expression by taking POS Terms of all the groups

Example 2.21 : Minimize the expression

$$Y = (A + B + \overline{C}) (A + \overline{B} + \overline{C}) (\overline{A} + \overline{B} + \overline{C}) (\overline{A} + B + C) (A + B + C)$$
Solution: $(A + B + \overline{C}) = M_1$, $(A + \overline{B} + \overline{C}) = M_3$, $(\overline{A} + \overline{B} + \overline{C}) = M_7$, $(\overline{A} + B + C) = M_4$, $(A + B + C) = M_0$



MODULE 2 (TOPIC-9)

VERILOG PROGRAMMING


https://youtu.be/TQNl363ZrA YouTube

JIBIN EP, EKC TC MANJERI, 9633908979

06

Verilog Programming

- Verilog is a HARDWARE DESCRIPTION LANGUAGE (HDL).
- It is a language used for describing a digital system like a network switch or a microprocessor or a memory or a flip-flop.
- It means, by using a HDL we can describe any digital hardware at any level.
- Designs, which are described in HDL are independent of technology, very easy for designing and debugging, and are normally more useful than schematics, particularly for large circuits



1.Arithmetic Operations

Operator Symbol	Operations Performed
*	Multiply
/	Divide
+	Add
-	Subtract
%	Modulus
**	Power (Exponent)

2.Logic Operations

Operator Symbol	Operations Performed
!	Logical Negation
&&	Logical AND
11	Logical OR

3. Relational Operator

Operator Symbol	Operations Performed
>	Greater than
<	Less than
>=	Greater than or equal
>=	Less than or equal

4.EquityOperator

Operator Symbol	Operations Performed
==	Equality
!=	Inequality
JIBIN EP - ASSISTANCE REPORTED TO THE REPORT OF THE PARTY	

5.Bitwise Operations

Operator Symbol	Operations Performed
~	Bitwise Negation
&	Bitwise AND
I	Bitwise OR
^	Bitwise XOR
~^ / ^~	Bitwise XNOR

6.Shift Operations


Operator Symbol	Operations Performed
>>	Right Shift
<<	Left Shift
>>>	Arithmetic Right Shift
<<<	Arithmetic Left Shift

Gate Flow Modeling

- Designing a complex circuit using Basic Logic Gates is the goal of Gate Level Modeling
- We specify the gates of the circuit in our code. Verilog supports describing circuits using basic logic gates as predefined primitives.
- These primitives are instantiated like modules except that they are predefined in Verilog and do not need a module definition.


Data flow modeling

- Compared to gate-level modeling, dataflow modeling is a higher level of abstraction.
- Data Flow describes the circuits by their function rather than by their gate structure. That becomes handy because gate-level modeling becomes very complicated for large circuits because let's face it, a digital circuit with a bunch of gates can seem quite daunting.
- Hence, dataflow modeling is a very important way of implementing the design.
- We require the boolean logic equation and Continuous Assignment Statement to build the designs. The continuous assignments are made using the keyword assign.



Verilog code for OR gate using gate-level modeling

The output of the OR gate is high if at least one of the inputs is high else the output is low. Here's the logical representation of the OR gate.



```
module OR_2_gate_level(output Y, input A,
B);
   or(Y, A, B);
End module
```

Verilog code for OR gate using Data-Flow modeling

The boolean equation of an OR gate is Y = A + B.




module OR_2_data_flow (output Y, input A,
B);

Assign Y = A | B;


End module





Verilog code for XOR gate using Gate Level Madelingt of the XOR gate

Here's the logical representation of the XOR gate. It has a graphic symbol similar to that of the OR gate, except for the additional curved line on the input side.




```
module XOR_2_gate_level(output Y, input A,
B);
xor (Y, A, B);
end module
```

Verilog code for OR gate using Data Flow modeling

The boolean equation of an XOR gate is $Y = (A \oplus B)$.

module XOR_2_data_flow (output Y, input A,
B); assign Y = A ^ B;
end module



Verilog code for OR gate using Data Flow modeling

Tthe Boolean equation for a NAND gate is Y = (A.B)' or $\sim (A \& B)$.




module NAND_2_data_flow (output Y, input A,
B); assign Y = ~(A & B);
end module

Verilog code for NAND gate using Gate Level

Engle Linux of the NAND gate

The NAND gate is the complement of AND function. Its graphic symbol consists of an AND gate's graphic symbol followed by a small circle. Here's the logical representation of the NAND gate.



```
module NAND_2_gate_level(output Y, input
A,B); wire Yd;
and(Yd, A, B);
not(Y, Yd);
end module
```

Verilog code for NAND gate using Gate Level modeling

• wire in Verilog represents an electrical connection

wire Yd; and(Yd, A, B); not(Y, Yd); endmodule;

- Here and is the operation performed on A, B, to get its output in Yd.
- Then Yd is passed through an inverter, and the output is obtained in Y.
- The compiler understands the and and the not operation the same way we do.
- endmodule terminates the module.

PREPARED BY



SHASTRA TECHNICAL INSTITUTE KTU | PSC | UPSC



Jibin EP

Assistant Professor

Department of Electronics and Communication Eranad Knowledge City Technical Campus Manje Contact: 9633908979, 70121716607

Email: epjibin@gmail.com, jibin@ekc.edu.in



https://www.youtube.com/ShastraTechnicalInstitute

117