C	08000ECT203122201	Pages: 2
Reg No.:	Name:	1×14/200 /3/2/
APJ ABDU	UL KALÂM TECHNOLOGICAL UNIV	VERSITY
B.Tech Degree S3 (R, S	S) / S1 (PT) (S, FE) Examination December	er 2023 (2019 Scheme)

**Course Code: ECT203 Course Name: LOGIC CIRCUIT DESIGN Duration: 3 Hours** Max. Marks: 100 PART A Marks Answer all questions. Each question carries 3 marks (3) 1 Convert (202.625)<sub>10</sub> to binary. With an example explain Binary Coded Decimals. (3) 2 (3) 3 State De Morgan's theorem Simplify the following Boolean expression, F = ABC + A'B + ABC', to a (3) minimum number of literals using algebraic methods alone. (3) 5 Design a 2-bit decoder (3) Write verilog code for a 1x4 demux. Differentiate between Flip Flop and Latch (3) (3) 8 Implement a T Flip Flop using D Flip Flop (3) With an example explain transition time. 10 Give the names (full form) of 3 logic families. (3) PART B Answer any one full question from each module. Each question carries 14 marks Module 1 11 (a) Represent 543.125 using signed 32-bit floating point representation (8-bit \*(8) exponent) (b) Convert (123B)<sub>16</sub> to binary and octal. (6) (9) 12 (a) Compute  $(232)_{10} - (325)_{10}$  by using 2's complement method. (5) (b) Explain the operators in Verilog. Module 2 (6)(a) Minimise the following function into SoP form.  $F(w, x, y, z) = \sum m(0,6,8,13,14) + d(2,4,10)$ (b) Draw the circuit diagram for the minimised expression.

(3)

## 08000ECT203122201

	(c) Write a Verilog code to implement the same	(5)
14	(a) Minimise the following function into PoS form.	(6)
	$F(w, x, y, z) = \Pi(1, 3, 6, 9, 11, 12, 14)$	
	(b) Draw the circuit diagram for the minimised expression	(2)
	(c) Write a Verilog code to implement the same.	(3)
	Module 3	(5)
15	(a) Implement the boolean function F (A, B, C, D) = $\Sigma$ (0, 1, 2, 3, 6, 10, 11, 14)	(8)
	using an 8X1 mux.	(0)
	(b) Write the verilog code to implement the boolean function $F(A, B, C, D) = \Sigma$	(6)
•	(0, 1, 2, 3, 6, 10, 11, 14) using an 8X1 mux.(Code should contain seperate	(-)
	modules for implementing the mux and the function)	40
16	(a) Design a Half Adder	(3)
	(b) Design a Full Adder by taking the Half Adder designed in (a) as the building	(4)
	block	
	(c) Design and implement a BCD Adder.	(7)
	Module 4	
17	(a) Design synchronous 3 bit UP counter using JK Flipflop.	(8)
	(b) Design and implement 4 bit Johnson counter.	(6)
18	(a) Explain the operation of Master Slave JK Flip flop.	(7)
	(b) Design a mod-10 asynchronous counter.	(7)
	Module 5	
19	(a) Compare TTL & CMOS logic families in terms of logics levels, noise	(7)
	margin, fan-out, propagation delay, transition time, power consumption and	
	power-delay product.	
	(b) List the applications of CMOS and TTL logic families. Justify their use in	(7)
	those applications based on the comparison given above.	( )
20	Draw the circuit diagram and explain the working of the following:	(7)
	a) CMOS NOR gate	(7)
	b) TTL inverter	(7)

\*\*\*\*