# Synthesizable 2-Clock Verilog FIR Filter

Isha Garg
Electrical Engineering
Columbia University
New York, USA
ig2451@columbia.edu

Mor Shimshi
Electrical Engineering
Columbia University
New York, USA
ms6350@columbia.edu

Yunze Yang
Electrical Engineering
Columbia University
New York, USA
yy3181@columbia.ed

Abstract—This report presents a hardware design of a synthesizable 2-Clock 64-tap 16-bit FIR Filter in Verilog.

## I. INTRODUCTION

Finite Impulse Response (FIR) Filters are digital filters used in Digital Signal Processing. An FIR filter produces a weighted sum of the current and past inputs. It is implemented using the following equation:

$$y[n] = \sum_{i=0}^{N} b_i * x[n-i]$$
 (1)

where x[n] is the input signal, y[n] is the output signal and  $b_i$  is the filter coefficient. This is also called discrete convolution. We learned the details of FIR filter calculations from [1].

#### II. DESIGN

## A. ALU

The ALU performs signed multiplication and addition. It takes two 16-bit signed numbers (current data point and coefficient) and one 41-bit signed number (accumulator) as inputs. The current data and the coefficient are are multiplied together, and the product is added with the accumulator. The output of the ALU is a 41-bit signed number.

A 41-bit signed number is used for the accumulator to remove any possibility of overflow in the non-fractional component of the fixed point sum. 41 bits is used as an 8, 8 signed fixed point number multiplied by another 8,8 fixed point number results in a 17, 16 number. The repeated addition of 64 17, 16 numbers results in a 25, 16 number.

# B. FIFO

The asynchronous FIFO uses two clocks, one for writing (10kHz), and one for reading (2MHz), and has a depth of 64. The FIFO is used in place of the data memory. At the rising edge of the write clock, the data from outside the core is shifted into the FIFO. At each rising edge of the read clock, the data at the requested index is returned. Thus, in order to properly operate, the FIFO read clock must be at least 64 times faster than the write clock, as if the clock were not faster data would be overwritten before it is read.

Internally, the FIFO consists of 64 16-bit registers that are connected in a shift register configuration. On each rising edge of the write clock, new data is shifted into the first register

and all data is shifted down one position. This means that the newest data is always retrieved by the core first (index 0).

We got the FIFO design's inspiration from [2].

## C. CMEM

The CMEM contains the coefficients of the FIR filter. It is a single port SRAM with 64 16-bit words. The CMEM was generated by the memory compiler. Since all of the 64 values stored in the CMEM need to be used when calculating y[n], the FIR coefficients are loaded into the CMEM at the beginning of the testbench, before the FIR core calculation.

### D. FIR Filter Core

The core of the FIR filter uses all of the sub-modules described in the subsections above. The core instantiates all of the sub-modules and uses a finite state machine (FSM) to control the inputs and outputs of sub-modules and the FIR calculation. The algorithmic state machine of the FIR core is shown in Fig. 1.

1) Compilation: The core design was compiled using the Design Compiler (DC) software. Instead of splitting up the compilation into the individual modules, the entire design was compiled into one netlist. This meant that the DC software could optimize the design for the core alongside optimizing all of the sub-modules for the required timing.

# III. VERIFICATION

To verify the functionality of ALU, we first implemented it in MATLAB and then compared the results of MATLAB and Verilog. We generated random 16-bit numbers, performed the computation, saved the output in an output file and then compared the data in the output file with Verilog's result inside a Verilog testbench.

To verify the functionality of CMEM, we performed a write operation at each memory address with a random 16 bit number and then performed a read operation at every address and compared the read and write numbers.

To check the FIFO, we write a new value to it and test if it has been written at the next cycle.

To test the core, we first perform the operation in MATLAB and save the result in a file. Then in Verilog, we first load every CMEM address with the coefficients. We send in the input signal's value, one at a time, and then compare the output with MATLAB's result.




Fig. 1. ASM of FIR core

## IV. DESIGN COMPILER (DC) RESULTS

After compiling the FIR filter core using DC, we got the synthesized design with total cell area 71216. The report for total cell area is shown below in Fig. 2.

```
Report: area
Design: core
Design: core
Design: core
Version: 0.2918.06-5P5-1
Enter: Thu Bec 23: 10:85:56 2021

Sex 2 consent flypt tt lp2v 25c (File: /courses/ee6321/share/ibml3rflypt/synopsys/scx3 cmos8rf lpvt tt lp2v 25c.db)
USERLIB (File: /homes/user/stud/fall21/msc3350/EE4023_PG0/memory_comp/CMEM/CMEM_ttlp2v_25c_syn.db)
Number of ports:
86
Number of nets:
8185
Number of nets:
9489
Number of combinational cells:
9489
Number of combinational cells:
1126
Number of but/fav:
1126
Number of but/fav:
1244.320532
Number of but/fav:
1250
Number of but/fav:
1260
Number of but/fav:
1273
Number of but/fav:
1280
Number of but/fav:
```

Fig. 2. Area Report of FIR Core

The simulation waveform of the synthesized FIR filter core are shown in Fig. 3, Fig. 4, and Fig. 5. The entire simulation process of the synthesized FIR filter core is shown in Fig. 3. The enlarged view of the simulation waveform of the FIR computation is shown in Fig. 4. The details of the multiplication and addition operations are shown in Fig. 5.

In order to verify the correctness of the FIR results calculated by our FIR filter core, we added code that could




Fig. 3. Full Simulation Waveform of the FIR Core




Fig. 4. Detailed Waveform of the FIR Computation

automatically compare the calculated FIR results by our FIR filter core against the results calculated by MATLAB with same set of input values. After running the simulation, we know from the simulator that our FIR filter core could produce the same results as the MATLAB code with same set of input values, which means our FIR filter core works correctly. The output message from the simulator that could show the FIR core works as expected is in Fig. 6. The core was completed with

## V. PRIMETIME (PT) RESULTS

After simulating our synthesized FIR filter core and verifying the correctness, we ran PrimeTime to get the timing and power information of our FIR filter core.

## A. Timing Analysis

The report of timing of the maximum path in our design is shown in Fig. 7, and the report of the timing of the minimum path in our design is shown in Fig. 8.

From both MAX and MIN timing reports, we know that our synthesized FIR filter core does not have timing violations, since the slacks for both MAX and MIN path are positive.




Fig. 5. Detailed Waveform of the Multiplication and Addition




Fig. 6. Output Message From the Simulator

Startpoint: fifo0\_read\_addr\_reg\_2\_ (rising\_edge-triggered\_flip-flop\_clocked\_by\_clk2') Endpoint: y\_n\_0\_INT\_reg\_40\_ (rising\_edge-triggered\_flip-flop\_clocked\_by\_clk2) Path Group: clk2 Path Type: max

Path Type: max		
Point	Incr	Path
clock clk2' (rise edge)	1562 5000	1562 5000
clock clk2 (rise edge) clock network delay (ideal)	0.0000	1562.5000 1562.5000 1562.5000 r 1563.2285 f
fifo0_read_addr_reg_2_/CK (DFFQX1TS)	0.0000	1562.5000 r
fifo0_read_addr_reg_2_/CK (DFFQX1TS) fifo0_read_addr_reg_2_/Q (DFFQX1TS)	0.7285	1563.2285 f
U153/Y (CLKBUFX2TS) U573/Y (NAND3XLTS) U502/Y (NOR2XLTS)	0.2420	1563.4705 f 1563.7139 r 1563.9248 f
U502/Y (NOR2XLTS)	0.2434	1563.7139 f
U770/Y (CLKBUFX2TS) U1661/Y (CLKBUFX2TS) U1974/Y (CLKBUFX2TS)	0.2380	1564.1628 f 1564.3777 f
U1661/Y (CLKBUFX2TS)	0.2149	1564.3777 f
U1974/Y (CLKBUFX2TS)	0.2498	1564.6274 f
U1996/Y (A0I22X1TS) U1997/Y (NAND4XLTS)	0.2325	1564.8600 r 1565.0816 f
U1998/Y (NOR4XLTS)	0.4822	1565.5637 r
U1999/Y (A0I22X1TS) U2000/Y (NAND2X1TS)	0.2892 0.1872	1565 8520 f
U2000/Y (NAND2X1TS)		1566.0402 r
11224/Y (TNVX2TS)	0.0812	1566.2666 r 1566.3478 f
U146/Y (CLKBUFX2TS) U224/Y (INVX2TS) U2047/Y (A0I32X1TS)	0.2378	1566.5856 r
U476/Y (NOIZZATIS) U476/Y (NOIZZATIS) U477/Y (INVXZTS) U2405/Y (AOIZZIXLTS) U2409/S (CMPR3ZXZTS)	0.3969	1566.9825 r 1567.1633 f
U477/Y (INVX2TS)	0.1808 0.5079	1567.1633 f 1567.6712 r
U2405/Y (AU1221XLIS)	0.5079	1567.6/12 F 1568 5122 f
	0.6447	1568.5122 f 1569.1569 f
intadd 1 U23/C0 (CMPR32X2TS)	0.4733	1569.6301 f
intadd_1_U22/CO (CMPR32X2TS) intadd_1_U21/CO (CMPR32X2TS)	0.4732 0.4732	1570.1034 f 1570.5766 f
intadd_1_U21/C0 (CMPR32X2TS) intadd_1_U20/C0 (CMPR32X2TS)	0.4732	1570.5766 f 1571.0498 f
intadd 1 U19/CO (CMPR32X2TS)	0 4722	1571.5230 f
intadd 1_U19/C0 (CMPR32X2TS) intadd_1_U18/C0 (CMPR32X2TS)	0.4732	1571.5230 f 1571.9962 f
intadd_1_U17/C0 (CMPR32X2TS)	0.4/32	1572.4694 f
intadd_1_U18/C0 (CMPR32X2TS)	0.4732	1571.9962 f 2 1572.4694 f 2 1572.9426 f 2 1573.4158 f 2 1573.8890 f
intadd_1_U17/C0 (CMPR32X2TS)	0.473	2 1572.4694 f
intadd_1_U16/CO (CMPR32X2TS)	0.473	2 1572.9426 f
<pre>intadd 1_U15/C0 (CMPR32X2TS) intadd 1_U14/C0 (CMPR32X2TS)</pre>	0.4/3	2 15/3.4158 T
intadd 1 U13/CO (CMPD32Y2TS)		
intadd 1 U12/CO (CMPR32X2TS)	0.473	2 1574.8354 f
intadd_1_U12/CO (CMPR32X2TS) intadd_1_U11/CO (CMPR32X2TS) intadd_1_U10/CO (CMPR32X2TS)	0.4732	1574.8354 f 2 1575.3086 f 2 1575.7818 f
intadd_1_U10/C0 (CMPR32X2TS)	0.4732	2 1575.7818 f
intadd 1 U9/CO (CMPR32X2TS)	0.473	2 1576.2550 f
intadd 1 U8/CO (CMPR32X2TS) intadd 1 U7/CO (CMPR32X2TS) intadd 1 U6/CO (CMPR32X2TS)	0.4/3	1576.2550 f 1576.7282 f 1577.2014 f 1577.6746 f
intadd_1_0//CO (CMPR32X2TS)	0.473	2 1577.6746 f
intadd 1 U5/C0 (CMPR32X2TS)	0.473	1577.0740 f 1578.1478 f 1578.6210 f 1579.0942 f 1579.5868 f
<pre>intadd_1_U4/CO (CMPR32X2TS) intadd_1_U3/CO (CMPR32X2TS)</pre>	0.4732	2 1578.6210 f
intadd_1_U3/C0 (CMPR32X2TS)	0.4732	2 1579.0942 f
intadd_1_U2/CO (CMPR32X2TS)	0.4920	5 1579.5868 †
U971/Y (NOR2XLTS) U972/Y (OAI2BB2XLTS)	0.2000	3 1579.7667 F
U2312/CO (CMPR32X2TS)	0.502	1579.7867 r 1580.0066 f 1580.5088 f
U976/Y (0A22X1TS)	0.5106	5 1581.0194 f
U2314/S (CMPR32X2TS)	0.606	1 1581.6255 r 5 1581.7412 f 3 1582.4154 f
U979/Y (NOR2XLTS) intadd_0_U11/CO (CMPR32X2TS)	0.1156	5 1581.7412 f
intadd_0_U11/CO (CMPR32X2TS) intadd_0_U10/CO (ADDFX1TS)	0.674	3 1582.4154 T
intadd_0_U9/C0 (ADDFXITS)	0.453	3 1582.8677 f 3 1583.3215 f 3 1583.7752 f
intadd_0_U9/CO (ADDFX1TS) intadd_0_U8/CO (ADDFX1TS)	0.4538	3 1583.7752 f
intadd 0 U7/CO (ADDFX1TS)	0.4538	3 1584.2290 f
intadd_0_U6/C0 (ADDFX1TS)	0.4538	3 1584.6828 f
intadd_0_U5/CO (ADDFX1TS) intadd_0_U4/CO (ADDFX1TS)	0.4538	3 1584.6828 f 3 1585.1366 f 3 1585.5904 f
intadd_0_04/C0 (ADDFXITS)	0.4538	3 1586.0442 f
intadd_0_U2/CO (ADDFX1TS)	0.4366	5 1586.4808 f
U2446/Y (XNOR2X1TS)	0.436 0.222 0.441	9 1586.7037 f
U53/Y (A022XLTS)	0.441	5 1587.1452 f
y_n_Q_INT_reg_40_/D (DFFQX1TS)	0.0000	
data arrival time		1587.1451
clock clk2 (rise edge)	3125.000	00 3125.0000
clock network delay (ideal)	0.000	3125.0000
<pre>clock reconvergence pessimism y_n_Q_INT_reg_40_/CK (DFFQXITS)</pre>	0.000	3125.0000
		3125.0000 r
clock clk2 (rise edge)	3125.0000	3125.0000
clock network delay (ideal) clock reconvergence pessimism	0.0000	3125.0000 3125.0000 3125.0000
<pre>clock reconvergence pessimism y_n_Q_INT_reg_40_/CK (DFFQX1TS)</pre>	0.0000	3125.0000 3125.0000 r
library setup time	-0.3327	3124.6673
data required time		3124.6672
		2124 6672
data required time data arrival time		3124.6672 -1587.1451
slack (MET)		1537.5221

Fig. 7. MAX Path Timing Report

```
Point
                                                                                                                Incr
                                                                                                                                     Path
clock clk2 (rise edge)
clock network delay (ideal)
input external delay
rstn (in)
U528/Y (INVX2TS)
U122/Y (AOI21X1TS)
curr_state_reg 1_/D (DFFQX1TS)
data_arrival_time
                                                                                                                                 0.0000
                                                                                                           0.0000
                                                                                                           0.0500
                                                                                                                                 0.0500
                                                                                                                                 0.0774
0.1480
0.2028
                                                                                                           0.0274
clock clk2 (rise edge)
clock network delay (ideal)
clock reconvergence pessimism
curr_state_reg_1_/CK (DFFQX1TS)
library hold time
data required time
                                                                                                           0.0000
0.0000
0.0000
data required time
data arrival time
 slack (MET)
                                                                                                                                 0.2094
```

Fig. 8. MIN Path Timing Report

## B. Power Analysis

Report : Time Based Power Design : core Version: P-2019.03-SP2

The report of power for our FIR filter core is shown in Fig. 9.

Date : Thu Dec 23 11:00:24 2021							
Attributes  i - Including register clock pin internal power u - User defined power group							
Power Group		ower	Power	Power		Attrs	
	2.764e-06 2 7.375e-07 1 5.663e-06 2 0.0000 2.053e-05 3 0.0000 0.0000 = 2.511e-06 = 2.969e-05	.374e-07 .292e-07 .111e-06 0.0000 .359e-08 0.0000 0.0000	4.410e-08 9 2.263e-08 7 0.0000 3.213e-08 2 0.0000 0.0000	.002e-06 .109e-07 .796e-06 0.0000 .059e-05 0.0000	( 9.29%) ( 2.82%) (24.14%) ( 0.00%) (63.75%) ( 0.00%)	i	
Total Power	= 3.230e-05	(100.00%	;)				
X Transition Power Glitching Power	= 7.136e-08 = 7.056e-09						
Peak Power Peak Time	= 0.1093 = 23999999.99	99					
Fig. 9 Power Report							

Fig. 9. Power Report

From the power report, we know that our FIR filter core consumes total power of  $3.23E^{-5}mW$  for 256 samples. PrimeTime was not run on 10,000 samples due to the extremely long computation time. The VCD for the 256 sample run is attached in the archive.

## VI. RMSE AND NRMSE RESULTS

 $RMSE=1.2133E^{-04},\ NRMSE=3.6100E^{-10}$  and Maximum Percent Error =  $(6.7970E^{-05})(100)=0.006797\%$ .

# REFERENCES

- [1] Discrete time graphical convolution example. Accessed: 12-23-2021. [Online]. Available: https://electricalacademia.com/signals-and-systems/example-of-discrete-time-graphical-convolution/
- [2] C. E. Cummings, "Simulation and synthesis techniques for asynchronous fifo design," 2002, Sunburst Design.