

# ao68000 Specification



Author: Aleksander Osman alfik@poczta.fm

Rev. 1.0 March 28, 2010



This page has been intentionally left blank.

### **Revision History**

Rev.	Date	Author	Description
1.0	28.03.2010	Aleksander Osman	First Draft

## **Contents**

INTRODUCTION	
Features	1
WISHBONE COMPATIBILITY	
Use	
Similar projects	
Limitations.	
TODO	3
Status	3
Requirements	3
Glossary	4
ARCHITECTURE	5
A068000	
BUS_CONTROL	
REGISTERS.	
MEMORY_REGISTERS	
DECODER	
CONDITION	
ALU	
MICROCODE_BRANCH	
OPERATION	9
SETTING UP THE CORE	
RESETTING THE CORE	
Processor modes	
Processor states	11
REGISTERS	12
CLOCKS	12
CLUCAS	13
IO PORTS	14
WISHBONE IO Ports	1/2
OTHER IO PORTS	
REFERENCES	

### Introduction

The OpenCores <u>ao68000</u> IP Core is a Motorola MC68000 compatible processor.

#### **Features**

- CISC processor with microcode,
- WISHBONE revision B.3 compatible MASTER interface,
- not cycle exact with the MC68000, some instructions take more cycles to complete, some less,
- Uses about 8500 LE on Altera Cyclone II and about 45000 bits of RAM for microcode,
- Tested against the WinUAE M68000 software emulator. Every 16-bit instruction was tested with random register contents and RAM contents (<u>Processor verification</u>). The result of execution was compared,
- Runs Linux kernel version 2.6.33.1 up to init process lookup (<u>System-on-Chip example with ao68000 running Linux</u>),
- Contains a simple prefetch which is capable of holding up to 5 16-bit instruction words,
- Document generated by Doxygen (www.doxygen.org) with doxverilog patch (<a href="http://developer.berlios.de/projects/doxverilog/">http://developer.berlios.de/projects/doxverilog/</a>). The specification is automatically extracted from the Doxygen HTML output.

#### WISHBONE compatibility

- Version: WISHBONE specification Revision B.3,
- General description: 32-bit WISHBONE Master interface,
- WISHBONE signals described in **IO Ports**,

- Supported cycles: Master Read/Write, Master Block Read/Write, Master Read-Modify-Write for TAS instruction, Register Feedback Bus Cycles as described in chapter 4 of the WISHBONE specification,
- Use of ERR\_I: on memory access ??? bus error, on interrupt acknowledge: spurious interrupt,
- Use of RTY\_I: on memory access ??? repeat access, on interrupt acknowledge: generate auto-vector,
- WISHBONE data port size: 32-bit,
- Data port granularity: 8-bits,
- Data port maximum operand size: 32-bits,
- Data transfer ordering: BIG ENDIAN,
- Data transfer sequencing: UNDEFINED,
- Constraints on CLK\_I signal: described in <u>Clocks</u>, maximum frequency: about 70 MHz.

#### Use

The <u>ao68000</u> can be used as an processor in a System-on-Chip booting Linux kernel up to init program lookup (<u>System-on-Chip example with ao68000 running Linux</u>).

#### Similar projects

Other free soft-core implementations of M68000 microprocessor include:

- OpenCores TG68 (<a href="http://www.opencores.org/project,tg68">http://www.opencores.org/project,tg68</a>) runs Amiga software, used as part of the Minimig Core,
- Suska Atari VHDL WF\_68K00\_IP Core (<a href="http://www.experiment-s.de/en">http://www.experiment-s.de/en</a>) runs Atari software,
- OpenCores K68 (<a href="http://www.opencores.org/project,k68">http://www.opencores.org/project,k68</a>) no user and supervisor modes distinction, executes most instructions, but not all.
- OpenCores ae68 (<a href="http://www.opencores.org/project,ae68">http://www.opencores.org/project,ae68</a>) no files uploaded as of 27.03.2010.

#### Limitations

- microcode not optimized: some instructions take more cycles to execute than the original MC68000,
- TRACE not tested.
- the core is large compared to other implementations.

#### **TODO**

- optimize the microcode and count the exact cycle count for every instruction,
- test TRACE,
- run WISHBONE verification models,
- more documentation of the <u>ao68000</u> module: signal description, operation, FSM in <u>bus control</u>,
- describe changes done in WinUAE sources (copy from ao.c),
- · describe microcode words and subprocedures,
- document the full system modules,
- prepare scripts for VATS: run\_sim -r -> regresion test,
- use memories from OpenCore common.

#### **Status**

- Tested with WinUAE software MC68000 emulator,
- Booted Linux kernel up to init process lookup.


#### Requirements

- Icarus Verilog simulator (<a href="http://www.icarus.com/eda/verilog/">http://www.icarus.com/eda/verilog/</a>) is required to compile the tb ao68000 testbench,
- Access to Altera Quartus II instalation directory (directory eda/sim\_lib/) is required to compile the tb ao68000 testbench,
- GCC (<a href="http://gcc.gnu.org">http://gcc.gnu.org</a>) is required to compile the WinUAE MC68000 software emulator,
- Java runtime (<a href="http://java.sun.com">http://java.sun.com</a>) is required to run the ao68000\_tool (<a href="ao68000\_tool">ao68000\_tool</a> documentation),
- Java SDK (<a href="http://java.sun.com">http://java.sun.com</a>) is required to compile the ao68000\_tool (<a href="ao68000\_tool documentation">ao68000\_tool documentation</a>),
- Apache Ant (<a href="http://ant.apache.org">http://ant.apache.org</a>) is required to compile the ao68000\_tool (<a href="ao68000\_tool">ao68000\_tool</a> documentation),
- Altera Quartus II synthesis tool (<a href="http://www.altera.com">http://www.altera.com</a>) is required to synthesise the full\_system System-on-Chip (<a href="system-on-Chip example with ao68000">System-on-Chip example with ao68000</a> running Linux).

### Glossary

- <u>ao68000</u> the <u>ao68000</u> IP Core processor,
- **MC68000** the original Motorola MC68000 processor.

### **Architecture**



**Figure 1:** Simplified block diagram of <u>ao68000</u> top module.

#### <u>ao68000</u>

ao68000 top level module.

This module contains only instantiations of sub-modules and wire declarations.

#### bus control

Initiate WISHBONE MASTER bus cycles.

The <u>bus control</u> module is the only module that has contact with signals from outside of the IP core. It is responsible for initiating WISHBONE MASTER bus cycles. The cycles can be divided into:

- memory read cycles (supervisor data, supervisor program, user data, user program)
- memory write cycles (supervisor data, user data),
- interrupt acknowledge.

Every cycle is supplemented with the following tags:

- standard WISHBONE cycle tags: SGL\_O, BLK\_O, RMW\_O,
- register feedback WISHBONE address tags: CTI\_O and BTE\_O,
- <u>ao68000</u> specific cycle tag: fc\_o which is equivalent to MC68000 function codes.

The <u>bus control</u> module is also responsible for registering interrupt inputs and initiating the interrupt acknowledge cycle in response to a microcode request. Microcode requests a interrupt acknowledge at the end of instruction processing, when the interrupt privilege level is higher than the current interrupt privilege mask, as specified in the MC68000 User's Manual.

Finally, bus control controls also two ao68000 specific core outputs:

- blocked output, high when that the processor is blocked after encountering a double bus error. The only way to leave this block state is by reseting the <a href="mailto:ao68000">ao68000</a> by the WISHBONE RST\_I input signal.
- reset output, high when processing the RESET instruction. Can be used to reset external devices.

#### <u>registers</u>

Microcode controlled registers.

Most of the <u>ao68000</u> IP core <u>registers</u> are located in this module. At every clock cycle the microcode controls what to save into these <u>registers</u>. Some of the most important <u>registers</u> include:

- operand1, operand2 registers are inputs to the ALU,
- address, size, do\_read\_flag, do\_write\_flag, do\_interrupt\_flag registers tell the bus control module what kind of bus cycle to perform,
- pc register stores the current program counter,

- ir register stores the current instruction word,
- ea\_mod, ea\_type registers store the currently selected addressing mode.

#### memory registers

Contains the microcode ROM and D0-D7, A0-A7 registers.

The <u>memory registers</u> module contains:

- data and address <u>registers</u> (D0-D7, A0-A7) implemented as an on-chip RAM.
- the microcode implemented as an on-chip ROM.

#### decoder

Decode instruction and addressing mode.

The <u>decoder</u> is an instruction and addressing mode <u>decoder</u>. For instructions it takes as input the ir register from the <u>registers</u> module. The output of the <u>decoder</u>, in this case, is a microcode address of the first microcode word that performs the instruction.

In case of addressing mode decoding, the output is the address of the first microcode word that performs the operand loading or saving. This address is obtained from the currently selected addressing mode saved in the ea\_mod and ea\_type <u>registers</u> in the <u>registers</u> module.

#### condition

Condition tests.

The <u>condition</u> module implements the <u>condition</u> tests of the MC68000. Its inputs are the <u>condition</u> codes and the currently selected test. The output is binary: the test is true or false. The output of the <u>condition</u> module is an input to the <u>microcode branch</u> module, that decides which microcode word to execute next.

#### <u>alu</u>

Arithmetic and Logic Unit.

The <u>alu</u> module is responsible for performing all of the arithmetic and logic operations of the <u>ao68000</u> processor. It operates on two 32-bit <u>registers</u>: operand1 and operand2 from the <u>registers</u> module. The output is saved into a result 32-bit register. This register is located in the <u>alu</u> module.

The <u>alu</u> module also contains the status register (SR) with the <u>condition</u> code register. The microcode decides what operation the <u>alu</u> performs.

#### microcode branch

Select the next microcode word to execute.

The <u>microcode branch</u> module is responsible for selecting the next microcode word to execute. This decision is based on the value of the current microcode word, the value of the interrupt privilege level, the state of the current bus cycle and other internal signals.

The <u>microcode branch</u> module implements a simple stack for the microcode addresses. This makes it possible to call subroutines inside the microcode.

### **Operation**

The <u>ao68000</u> IP Core is designed to operate in a similar way as the original MC68000. The most import differences are:

- the core IO ports are compatible with the WISHBONE specification,
- the execution of instructions in the <u>ao68000</u> core is not cycle-exact with the original MC68000 and usually takes a few cycles longer.

#### Setting up the core

The <u>ao68000</u> IP Core has an WISHBONE MASTER interface. All standard memory access bus cycles conform to the WISHBONE specification. These cycles include:

- instruction fetch,
- data read.
- data write.

The cycles are either Single, Block or Read-Modify-Write (for the TAS instruction). When waiting to finish a bus cycle the <u>ao68000</u> reacts on the following input signals:

- ACK\_I: the cycle is completed successfully,
- RTY\_I: the cycle is immediately repeated, the processor does not continue its operation before the current bus cycle is finished. In case of the Read-Modify-Write cycle only the current bus cycle is repeated: either the read or write.
- ERR\_I: the cycle is terminated and a bus error is processed. In case of double bus error the processor enters the blocked state.

There is also a special bus cycle: the interrupt acknowledge cycle. This cycle is a reaction on receiving a external interrupt from the ipl\_i inputs. The processor only samples the ipl\_i lines after processing an instruction, so the interrupt lines have to be asserted for some time before the core reacts. The interrupt acknowledge cycle is performed in the following way:

- ADR\_O is set to { 27'b111\_1111\_1111\_1111\_1111\_1111, 3 bits indicating the interrupt priority level for this cycle },
- SEL O is set to 4'b1111,
- fc\_o is set to 3'b111 to indicate a CPU Cycle as in the original MC68000.

The <u>ao68000</u> reacts on the following signals when waiting to finish a interrupt acknowledge bus cycle:

- ACK\_I: the cycle is completed successfully and the interrupt vector is read from DAT\_I[7:0],
- RTY\_I: the cycle is completed successfully and the processor generates a autovector internally,
- ERR\_I: the cycle is terminated and the processor starts processing a spurious interrupt exception.

Every bus cycle is supplemented with output tags:

- WISHBONE standard tags: SGL\_O, BLK\_O, RMW\_O, CTI\_O, BTE\_O,
- <u>ao68000</u> custom tag: fc\_o that operates like the Function Code of the original MC68000.

The <u>ao68000</u> core has two additional outputs that are used to indicate the state of the processor:

- reset\_o is a external device reset signal. It is asserted when processing the RESET instruction. It is asserted for 124 bus cycles. After that the processor returns to normal instruction processing.
- blocked\_o is an output that indicates that the processor is blocked after a double bus error. When this output line is asserted the processor is blocked and does not process any instructions. The only way to continue processing instructions is to reset the core.

#### Resetting the core

The <u>ao68000</u> core is reset with a standard synchronous WISHBONE RST\_I input. One clock cycle with RST\_I asserted is enough to reset the core. After deasserting the signal, the core starts its standard startup sequence, which is similar to the one performed by the original MC68000:

- the value of the SSP register is read from address 0,
- the value of the PC is read from address 1.

An identical sequence is performed when powering up the core for the first time.

#### **Processor modes**

The <u>ao68000</u> core has two modes of operation - exactly like the original MC68000:

- Supervisor mode
- User mode.

Performing a privileged instruction when running in user mode results in a privilege exception, just like in MC68000.

#### **Processor states**

The <u>ao68000</u> core can be in one of the following states:

- instruction processing, which includes group 2 exception processing,
- group 0 and group 1 exception processing,
- external device reset state when processing the RESET instruction,
- blocked state after a double bus error.

4.

## Registers

The <u>ao68000</u> IP Core is a WISHBONE Master and does not contain any <u>registers</u> available for reading or writing from outside of the core.

## **Clocks**

Name	Source	Rates (MHz)			Remarks	Description
		Max	Min	Resolution	Remarks	Description
CLK_I	Input Port	70	_	-	-	System clock.

Table 1: List of clocks.

### **IO Ports**

#### **WISHBONE IO Ports**

Port	Width	Direction	Description	
CLK_I	1	Input	WISHBONE Clock Input	
RST_I	1	Input	WISHBONE Reset Input	
CYC_O	1	Output	WISHBONE Master Cycle Output	
ADR_O	30	Output	WISHBONE Master Address Output	
DAT_O	32	Output	WISHBONE Master Data Output	
DAT_I	32	Input	WISHBONE Master Data Input	
SEL_O	4	Output	WISHBONE Master Byte Select	
STB_O	1	Output	WISHBONE Master Strobe Output	
WE_O	1	Output	WISHBONE Master Write Enable Output	
ACK_I	1	Input	WISHBONE Master Acknowledge Input:  on normal cycle: acknowledge, on interrupt acknowledge cycle: external vector provided on DAT_I[7:0].	

ERR_I	1	Input	<ul> <li>WISHBONE Master Error Input</li> <li>on normal cycle: bus error,</li> <li>on interrupt acknowledge cycle: spurious interrupt.</li> </ul>	
RTY_I	1	Input	WISHBONE Master Retry Input     on normal cycle: retry bus cycle,     on interrupt acknowledge: use auto-vector.	
SGL_O	1	Output	WISHBONE Cycle Tag, TAG_TYPE: TGC_O, Single Bus Cycle.	
BLK_O	1	Output	WISHBONE Cycle Tag, TAG_TYPE: TGC_O, Block Bus Cycle.	
RMW_ O	1	Output	WISHBONE Cycle Tag, TAG_TYPE: TGC_O, Read-Modify-Write Cycle.	
CTI_O	3	Output	WISHBONE Address Tag, TAG_TYPE: TGA_O, Cycle Type Identifier, Incrementing Bus Cycle or End-of-Burst Cycle.	
BTE_O	2	Output	WISHBONE Address Tag, TAG_TYPE: TGA_O, Burst Type Extension, always Linear Burst.	
fc_o	3	Output	Custom TAG_TYPE: TGC_O, Cycle Tag, Processor Function Code:  • 1 - user data, • 2 - user program, • 5 - supervisor data : all exception vector entries except reset, • 6 - supervisor program : exception vector for reset, • 7 - cpu space: interrupt acknowledge.	

**Table 1:** List of WISHBONE IO ports.

#### **Other IO Ports**

Port	Width	Direction	Description
ipl_i	3	Input	Interrupt Priority Level Interrupt acknowledge cycle:  • ACK_I: interrupt vector on DAT_I[7:0],  • ERR_I: spurious interrupt,  • RTY_I: auto-vector.
reset_o	1	Output	External device reset. Output high when processing the RESET instruction.
blocked_o	1	Output	Processor blocked indicator. The processor is blocked after a double bus error.

 Table 2: List of Other IO ports.

## References

1. Specification for the: WISHBONE System-on-Chip (SoC) Interconnection

Architecture for Portable IP Cores. Revision: B.3.

Released: September 7, 2002.

Available from: <a href="http://www.opencores.org">http://www.opencores.org</a>.

2. M68000 8-/16-/32-Bit Microprocessors User's Manual.

Ninth Edition.

Freescale Semiconductor, Inc.

Available from: <a href="http://www.freescale.com">http://www.freescale.com</a>.

3. MOTOROLA M68000 FAMILY Programmer's Reference Manual (Includes CPU32 Instructions).

MOTOROLA INC., 1992. M68000PM/AD REV.1.

Available form: <a href="http://www.freescale.com">http://www.freescale.com</a>.

4. <u>ao68000</u> Doxygen(Design) Documentation.