

CND 212: Digital Testing and Verification

Final Project [2] Verification of SPI Slave IP with System Verilog

Submitted by:

Amr Sami V23010343
Hagar Yasser Raslan V23010615
Fatma Hazem Abd El-salam V23010086
Omnia Alaa Farouk V23010574
Fayza Ahmed Sayed Ahmed V23010517

Submitted to TA: Eng. Rana

Date: 17thApril 2024



Contents

1	SPI S	lave Module Overview4
	1.1	Key Features:
	1.2	Operation:
	1.3	Conclusion:
	1.4	SPI Slave Verilog Code
2	Inter	face11
	2.1	Overview
	2.1.1	Interface Signals:11
	2.1.2	Clocking Block:
	2.1.3	Modports:
	2.2	Interface System Verilog Code
3	Progr	ram13
	3.1	Overview
	3.1.1	Class rand_congf_data:13
	3.1.2	Assertions:
	3.1.3	Coverage Groups:
	3.1.4	Tasks:
	3.1.5	Initialization:
	3.2	Program System Verilog Code
4	Top N	лоdule18
	4.1	Overview
	4.2	Top Module Verilog Code
5	Wave	eforms
6	Cove	rage Reports21
	6.1	Coverage Groups
	6.2	Coverage Dashboard21



Table of Figures

Figure 1: State Machine Diagram	5
Figure 2: Waveform for 5 succesive receiving runs	
Figure 3: Waveform of 5 succesisve sending runs	20
Figure 4: Waveform for all the runs required to reach our coverage goals	20
Figure 5: rx_valid coverage group	21
Figure 6: rx_data coverage group	20
Figure 7: tx_valid coverage group	20
Figure 8: tx_data coverage group	20
Figure 9: Coverage Dashboard	20



1 SPI Slave Module Overview

The SPI slave module is designed to facilitate communication with a master device using the Serial Peripheral Interface (SPI) protocol. This module is responsible for managing data transmission and reception between the master and slave devices.

1.1 Key Features:

1. State-Based Operation:

• The module operates in multiple states, including idle, command checking, writing address/data, and reading address/data. These states are controlled by a state machine that transitions based on input signals and internal logic as seen in figure [1].

2. **Input Handling:**

• Input signals from the SPI interface are monitored to detect various events such as command reception, data transmission, and clock cycles. These inputs trigger state transitions and data processing within the module.

3. Output Handling:

 The module manages data transmission to the master device and reception of data from the master. Output signals are controlled based on the current state and data availability.

1.2 Operation:

1. Idle State:

• In the idle state, the module waits for the slave select signal (io.ss_n) to indicate communication from the master device. Upon detection of the slave select signal, the module transitions to the command checking state.

2. Command Checking State:

Upon receiving the slave select signal, the module checks for the command sent by the
master device. Depending on the command received (cmd), the module transitions to the
corresponding state for address/data writing or reading.

3. Write Address/Data State:

• In this state, the module receives address or data from the master device and stores it internally (internal_register). It increments a counter to track the number of bits received and transitions to the idle state once the expected number of bits is received.



4. Read Address/Data State:

 Similar to the write state, this state involves receiving address or data from the master device and transmitting it back (io.rx_data) after processing. Once the transmission is complete, the module transitions back to the idle state.

1.3 Conclusion:

The SPI slave module provides essential functionality for interfacing with a master device using the SPI protocol. Its state-based operation and input/output handling mechanisms make it suitable for integration into larger digital systems requiring SPI communication capabilities.




Figure 1: State Machine Diagram



1.4 SPI Slave Verilog Code

```
module spi slave #(parameter ADDR width = 8) (spi slave io io);
  localparam idle = 0, chk cmd = 1, write address = 2, write data = 3,
read address = 4, read dummy = 5;
  reg [2:0]
                            current state, next state;
  reg [ADDR width-1:0]
                           internal register;
  reg [3:0]
                            counter receiver = 0;
  reg [3:0]
                            counter transmitter = 0;
  reg [1:0]
                            cmd;
  reg [7:0]
                         temp reg;
                         tx valid flag;
  reg
  //next state always block
  always @(posedge io.clk or negedge io.rst n)
    begin
      if(!io.rst n)
        begin
          current state <= idle;</pre>
        end
      else
        begin
          current_state <= next_state;</pre>
        end
    end
  //current state always block
  always @(*)
    begin
      case(current state)
      idle : begin
              if (!io.ss_n)
                begin
                  next state = chk cmd;
                end
              else
                begin
                  next state = idle;
                end
             end
      chk cmd : begin
                  if (!io.ss n)
                    begin
                       if(counter receiver == 2'b00)
                         begin
                           case(cmd)
                             2'b00: next state = write address;
                             2'b01: next state = write data;
                            2'b10: next state = read address;
                             2'b11: next state = read dummy;
                             default : next state = idle;
                           endcase
                         end
                       else
                        begin
```



```
next state = chk cmd;
                       end
                   end
                 else
                   begin
                    next state = idle;
                   end
               end
    write address : begin
                      if(!io.ss_n)
                        begin
                          if(counter receiver == (ADDR width+1 ) )
                            begin
                              next_state = idle;
                            end
                          else
                            begin
                              next_state = write_address;
                        end
                      else
                        begin
                         next_state = idle;
                        end
                    end
    write_data : begin
                      if(!io.ss n)
                        begin
                          if(counter receiver == (ADDR width+1 ) )
                              next state = idle;
                            end
                          else
                            begin
                             next_state = write_data;
                            end
                        end
                      else
                        begin
                         next state = idle;
                        end
                    end
    read_address : begin
                      if(!io.ss_n)
                        begin
                          if(counter receiver == (ADDR width+1 ) )
                            begin
                              next state = idle;
                            end
                          else
                            begin
                              next_state = read_address;
                            end
                        end
```



```
else
                           begin
                             next state = idle;
                           end
                      end
    read dummy : begin
                         if(!io.ss n)
                           begin
                             if(counter receiver == (ADDR width +1))
                                 next state = idle;
                               end
                             else
                               begin
                                 next state = read dummy;
                           end
                        else
                          begin
                            next_state = idle;
                           end
                      end
    default : begin
                  next state = idle;
    end
    endcase
   end
 always @(posedge io.clk)
   begin
     case (current state)
     idle : begin
               io.rx valid <= 1'b0;</pre>
               io.rx data <= 'b0;
               internal register <= 'b0;</pre>
               counter receiver <= 'b0;</pre>
               cmd <= {io.mosi,cmd[1]};</pre>
     end
     chk cmd : begin
       if (!io.ss n)
                     begin
                       counter receiver <= counter receiver+1;</pre>
                       cmd <= {io.mosi,cmd[1]};</pre>
                     end
                   else
                     begin
                       counter_receiver <= 'b0;</pre>
                       cmd \leq \overline{2}'b0;
                     end
                 end
    write address : begin
      if (!io.ss n)
                           begin
                             if(counter receiver == (ADDR width+1) )
                                 begin
                                    io.rx valid <= 1'b1;</pre>
```



```
io.rx data <= {internal register,cmd};</pre>
                             else
                               begin
                                 counter receiver <= counter receiver+1;</pre>
                                 internal_register <= {io.mosi,</pre>
internal register[ADDR width-1:1]};
                           end
                         else
                           begin
                             counter receiver <= 'b0;</pre>
                             io.rx_valid <= 'b0;
                             io.rx data <= 'b0;
                           end
                       end
     write data :begin
       if (!io.ss n)
                           begin
                             if(counter receiver == (ADDR width+1) )
                                 begin
                                   io.rx valid <= 1'b1;</pre>
                                    io.rx data <= {internal register,cmd};</pre>
                                 end
                             else
                               begin
                                 counter receiver <= counter receiver+1;</pre>
                                 internal_register <= {io.mosi,</pre>
internal register[ADDR width-1:1]};
                           end
                         else
                             counter receiver <= 'b0;</pre>
                             io.rx valid <= 'b0;</pre>
                             io.rx data <= 'b0;
                           end
                       end
     read address : begin
       if (!io.ss n)
                           begin
                             if(counter receiver == (ADDR width +1) )
                                 begin
                                    io.rx valid <= 1'b1;</pre>
                                    io.rx data <= {internal register,cmd};</pre>
                                 end
                             else
                               begin
                                 counter receiver <= counter receiver+1;</pre>
                                  internal register <= {io.mosi,</pre>
internal register[ADDR width-1:1]};
                               end
                           end
                         else
                             counter receiver <= 'b0;</pre>
```



```
io.rx valid <= 'b0;</pre>
                             io.rx data <= 'b0;
                           end
                       end
     read dummy : begin
                         if (!io.ss n)
                           begin
                             if(counter receiver == (ADDR width+1) )
                                  begin
                                    io.rx_valid <= 1'b1;</pre>
                                    io.rx data <= {internal register,cmd};</pre>
                                  end
                             else
                                begin
                                  counter receiver <= counter receiver+1;</pre>
                                  internal register <= {io.mosi,</pre>
internal register[ADDR width-1:1]};
                                end
                           end
                         else
                           begin
                             counter_receiver <= 'b0;</pre>
                             io.rx valid <= 'b0;
                             io.rx data <= 'b0;
                           end
                       end
     default : begin
                   io.rx data <= 'b0;
                   io.rx valid <= 1'b0;</pre>
                   counter receiver <= 'b0;</pre>
                   internal register <= 'b0;</pre>
     end
     endcase
    end
  // output always block
  always@(posedge io.clk or negedge io.rst n)
    begin
      if(!io.rst n)
        begin
          counter transmitter <= 'b0;</pre>
          io.miso <= 1'b0;
          temp reg <= 8'b0;
          tx valid flag <= 1'b0;
        end
     else
       begin
       if (io.tx valid)
          begin
               temp reg <= io.tx data;</pre>
               counter_transmitter <= 'b0;</pre>
               tx valid flag <= 1'b1;
           end
        else
```



```
begin
             if(!io.ss n & tx valid flag)
               begin
                  if (counter transmitter != ADDR width)
                    begin
                      io.miso <= io.tx data[counter transmitter];</pre>
                      counter transmitter <= counter transmitter+1;</pre>
                  else
                    begin
                      counter transmitter <= 'b0;</pre>
                      tx_valid flag <= 1'b0;</pre>
                end
             else
               begin
                  counter transmitter <= 'b0;</pre>
                  tx valid flag <= 1'b0;
               end
        end
    end
    end
endmodule
```

2 Interface

2.1 Overview

The SPI slave interface defines the communication signals and clocking mechanism for interfacing with the SPI master device. It provides a standardized interface for data exchange and synchronization between the master and slave devices.

2.1.1 Interface Signals:

1. Clock Signal (clk):

 Synchronous clock signal generated by the master device and sent to the slave to synchronize data transmission.

2. Reset Signal (rst_n):

Negative-edge reset signal used to reset the internal state of the SPI slave module.

3. Master Output Serial Input (mosi):

 Signal representing the data transmitted from the master device to the slave device over the SPI bus.

4. Master Input Serial Output (miso):

 Signal representing the data transmitted from the slave device to the master device over the SPI bus

•



5. Slave Select Signal (ss_n):

• Signal indicating the selection of the slave device for communication. It is active low and controlled by the master device.

6. Receive Valid Signal (rx_valid):

Signal indicating the validity of the received data by the slave device.

7. Transmit Valid Signal (tx_valid):

Signal indicating the validity of the transmitted data by the RAM Memory.

8. Receive Data (rx_data):

Data received by the slave device from the master device. The width of the data bus is determined by the ADDR_width parameter.

9. Transmit Data (tx_data):

Data transmitted by the slave device to the master device. The width of the data bus is determined by the ADDR_width parameter.

2.1.2 Clocking Block:

The clocking block (cb) defines the clocking mechanism for the interface. It provides timing controls for input and output signals to ensure proper synchronization between the master and slave devices.

2.1.3 Modports:

1. Testbench Modport (TB):

 Specifies the clocking and reset signals for use in the testbench environment. It exposes the clocking block and reset signal for simulation purposes.

2. Device Under Test Modport (DUT):

 Defines the interface signals required for the operation of the SPI slave module within the device under test. It includes clock, reset, data input, data output, and control signals.



2.2 Interface System Verilog Code

```
interface spi slave io #(parameter ADDR width = 8)(input bit clk) ; //
Synchronus clock sent from the master
  bit rst n; //Negative Edge reset
 bit mosi; // master output serial input
bit miso; // master input serial output
  bit ss n;
  bit rx valid;
  bit tx valid;
  bit [ADDR width+1:0] rx data;
  bit [ADDR width-1:0] tx data;
  clocking cb @(posedge clk);
    inout mosi;
    output ss n;
    inout tx valid;
    inout tx data;
    input miso;
    input rx_valid;
    input rx data;
  endclocking
  modport TB (clocking cb , output rst n);
  modport DUT (input clk, rst_n, mosi, ss_n, tx_valid, tx_data,output
rx valid, rx data, miso);
endinterface
```

3 Program

3.1 Overview

The testbench is designed to verify the functionality of the SPI slave module. It consists of various tasks, assertions, and coverage groups to thoroughly test the behavior of the SPI communication protocol.

3.1.1 Class rand_congf_data:

- This class defines random data members data_sent and data_received used for generating random test stimuli.
- It includes a constraint sending_cmd to ensure that the command bits of data_sent are set to '11' for read data command transmission.



3.1.2 Assertions:

1. Data Reception Assertion:

 Asserts that the received data (intf.cb.rx_data) matches the previously transmitted data (data_sent_temp) after a delay of 3 clock cycles.

2. Data Transmission Assertion:

 Asserts that the transmitted data (intf.cb.tx_data) matches the received data (data_received_temp) after a delay of 11 clock cycles.

3. Reset Assertions (Intermediate):

validate_reset Task:

This intermediate assertion task verifies the behavior of the SPI slave module after a reset operation.

1. MISO Reset Verification:

Asserts that the miso signal is reset to '0' after the reset operation.

2. RX Valid Reset Verification:

Asserts that the rx_valid signal is reset to '0' after the reset operation.

3. RX Data Reset Verification:

Asserts that the rx data signal is reset to '0' after the reset operation.

If any of these assertions fail, it indicates a potential issue with the reset functionality.

3.1.3 Coverage Groups:

 Four coverage groups (rx_data_cg, tx_data_cg, tx_valid_cg, rx_valid_cg) are defined to track the coverage of various signals (rx_data, tx_data, tx_valid, rx_valid) during simulation.

3.1.4 Tasks:

1. validate_reset Task:

• Drives a reset signal (intf.rst_n) to reset the SPI slave module and verifies that the reset is successful by checking the states of miso, rx_valid, and rx_data.

2. validate_spi_transfer Task:

 Simulates the SPI data transfer process by driving data on mosi, receiving data on miso, and sampling rx_valid to track data reception.



3. validate_spi_sending Task:

 Simulates the SPI data sending process by driving data on miso, transmitting data on mosi, and sampling tx_valid to track data transmission.

3.1.5 Initialization:

- Initializes coverage groups, randomization class, and interface signals.
- Performs random data generation and verifies the SPI data transfer and sending processes.

3.2 Program System Verilog Code

```
program spi slave tb (spi slave io.TB intf, input bit clk);
   class rand congf data;
        rand bit [9:0] data_sent;
        rand bit [7:0] data received;
      constraint sending cmd { data sent[1:0] == 2'b11;
   endclass
   rand congf data crand;
   bit [9:0] data sent temp;
   bit [7:0] data received temp;
   assert property (@(intf.cb) intf.cb.rx valid |-> (intf.cb.rx data ==
$past(data sent temp, 3)));
   assert
            property (@(intf.cb) intf.cb.tx valid |-> ##11
(data received temp == intf.cb.tx data));
    covergroup rx data cg ;
      coverpoint intf.cb.rx data;
    endgroup
    covergroup tx data cg ;
      coverpoint intf.cb.tx data;
    endgroup
    covergroup tx valid cg ;
      coverpoint intf.cb.tx valid;
    endgroup
```



```
covergroup rx valid cg ;
    coverpoint intf.cb.rx valid;
  endgroup
    rx data cg cg1 ;
    tx data cg cg2 ;
    tx valid cg cg3 ;
    rx valid cg cg4 ;
task validate reset;
 intf.rst n <= 1;
  #5
 intf.rst n <= 0;</pre>
  #5
  assert (intf.cb.miso == 1'b0)
   $display("MISO is successfully reseted");
  else
    $error("MISO is not successfully reseted");
  assert (intf.cb.rx valid == 1'b0)
   $display("rx valid is successfully reseted");
  else
    $error("rx valid is not successfully reseted");
  assert (intf.cb.rx data == 'b0)
    $display("rx data is successfully reseted");
  else
    $error("rx data is not successfully reseted");
 intf.rst n <= 1;</pre>
endtask
task validate_spi_transfer(inout bit [9:0] data_sent);
 bit [3:0] counter;
 // Drive chip select low
 intf.cb.ss n <= 0;</pre>
 repeat (10) begin
    @(intf.cb);
    if(intf.cb.rx valid)
      begin
        cg1.sample();
      end
    cg4.sample();
    intf.cb.mosi <= data sent[0];</pre>
    data sent[9:0] <= {1'b0,data sent[9:1]};</pre>
    //$display("temp:%h",data sent temp);
  end
endtask
 task validate spi sending (input bit [7:0] data received,
                            inout bit [9:0] data sent,
                                inout bit [7:0] data out);
```



```
cg3.sample();
  intf.cb.ss n <= 1'b0;</pre>
  intf.cb.tx valid <= 1'b0;</pre>
  // Drive chip select low
  intf.cb.tx data <= data received;</pre>
  cg2.sample();
   repeat(2) begin
    if(intf.cb.rx_valid)
      begin
        cg1.sample();
      end
    cg4.sample();
    @(intf.cb);
    intf.cb.mosi <= data_sent[0];</pre>
    data_out [7:0] <= {intf.cb.miso, data_out[7:1]};</pre>
    data_sent[9:0] <= {1'b0,data_sent[9:1]};</pre>
    $display("temp:%h",data_sent_temp);
    cg3.sample();
   end
   repeat (8) begin
    @(intf.cb);
    if(intf.cb.rx valid)
      begin
        cg1.sample();
      end
    cg4.sample();
    intf.cb.mosi <= data sent[0];</pre>
    data sent[9:0] <= {1'b0, data sent[9:1]};</pre>
    data out [7:0] <= {intf.cb.miso, data out[7:1]};</pre>
    cg3.sample();
    $display("%h",data out);
    //$display("temp:%h",data sent temp);
  end
endtask
initial
 begin
    cg1 = new();
    cg2 = new();
    cg3 = new();
    cg4 = new();
    crand = new();
    intf.rst n <= 1'b1;</pre>
    intf.cb.ss n <= 1'b1;</pre>
    validate_reset;
    #15
    crand.constraint mode(0);
```



```
for (int i = 0; i \le 130; i++)
        begin
          assert(crand.randomize())
            $display("Randomizatin Successeded: %h", crand.data sent);
            $error("Randomization Failed");
          data sent temp <= crand.data sent;</pre>
          intf.cb.ss n <= 1'b0;</pre>
          validate spi transfer(crand.data sent);
          @(intf.cb);
        end
      crand.constraint mode(1);
      repeat(2) begin
        @(intf.cb);
      end
      intf.rst n <= 1'b1;</pre>
      intf.cb.ss n <= 1'b1;</pre>
      validate reset;
      #15
      for (int i = 0; i \le 160; i++)
        begin
          assert(crand.randomize())
            $display("Randomizatin Successeded sent: %h, receive :
%h",crand.data sent,crand.data_received);
          else
            $error("Randomization Failed");
          data sent temp <= crand.data sent;</pre>
          intf.cb.ss n <= 1'b1;</pre>
          intf.cb.tx valid <= 1'b1;</pre>
          cg3.sample();
          @(intf.cb);
validate_spi_sending(crand.data_received, crand.data_sent, data_received_t
emp);
        end
    end
  endprogram
```

4 Top Module

4.1 Overview

This top module serves as the top-level module for the simulation environment. It instantiates the clock generator, SPI slave interface (spi_slave_io), testbench (spi_slave_tb), and the design under test (spi_slave). Additionally, it sets up VCD dumping for waveform analysis during simulation.



4.2 Top Module Verilog Code


```
module top;
  parameter ADDR_width = 8;
  bit clk;
  always #5 clk = ~clk;

  spi_slave_io i1 (clk);
  spi_slave_tb t1 (i1.TB,clk);
  spi_slave d1 (i1.DUT);

initial
  begin
    $dumpfile("test.vcd");
  $dumpvars;
    #1000000 $finish;
  end


endmodule
```

5 Waveforms



The Highlighted part is the first transmission operation received by the slave where rx_valid is set to high and the received data is ready on the output wires.





Note:

The Highlighted part is the first transmission operation by the slave where tx_valid is set to high for only one cycle and the received data is sent on the MISO wire.




Figure 4: Waveform for all the runs required to reach our coverage goals



6 Coverage Reports

6.1 Coverage Groups

Group : top.t1::rx_valid_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group: top.t1::rx valid co

SCORE WEIGHT GOAL AT LEAST AUTO BIN MAX PRINT MISSING 100.00 1 100 1 64 64

Figure 5: rx_valid coverage group

Group : top.t1::rx_data_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : top.t1::rx_data_cg

SCORE WEIGHT GOAL AT LEAST AUTO BIN MAX PRINT MISSING 90.62 1 100 1 64 64

Figure 6: rx_data coverage group

Group : top.t1::tx_valid_cg

<u>dashboard | hierarchy | modlist | groups | tests |</u> asserts

Group: top.t1::tx_valid_cg

SCORE WEIGHT GOAL AT LEAST AUTO BIN MAX PRINT MISSING 100.00 1 100 1 64 64

Figure 7: tx_valid coverage group

Group : top.t1::tx_data_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : top.t1::tx_data_cg

SCORE WEIGHT GOAL AT LEAST AUTO BIN MAX PRINT MISSING 92.19 1 100 1 64 64

Figure 8: tx_data coverage group

6.2 Coverage Dashboard

Dashboard

dashboard | hierarchy | modlist | groups | tests | asserts

Date: Wed May 15 18:22:05 2024 User: vlsi Version: V-2023.12

Command line: urg -dir simv.vdb

Number of tests: 1

95.70

Total Coverage Summary

 SCORE
 LINE
 COND
 TOGGLE
 FSM
 GROUP

 94.25
 80.56
 95.00
 100.00
 100.00
 95.70

Hierarchical coverage data for top-level instances

 SCORE
 LINE
 COND
 TOGGLE
 FSM
 NAM

 93.89
 80.56
 95.00
 100.00
 100.00
 top

Total Module Definition Coverage Summary
SCORE LINE COND TOGGLE FSM

SCORE LINE COND TOGGLE FSM 93.89 80.56 95.00 100.00 100.00

Total Groups Coverage Summary SCORE WEIGHT

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%

Figure 9: Coverage Dashboard