


Main w bus and top level view
Schematic capture by Vincent Sanders
Schematic released as CC BY-SA


Sheet: /
File: sap-be.sch

Title: Simple As Possible computer by Ben Eater

Size: A4 Date: 2017-05-10
KiCad E.D.A. eeschema (2014-03-19 BZR 4756)-product

Rev: 1
Id: 1/12





Clock generation with manual step and halt

Schematic capture by Vincent Sanders

Schematic released as CC BY-SA

Sheet: /clock/

File: clock.sch

Title: Simple As Possible computer by Ben Eater


Size: A4

Date: 2017-05-10

Rev: 1

KiCad E.D.A. eeschema (2014-03-19 BZR 4756)-product

Id: 3/12



Schematic capture by Vincent Sanders

Schematic released as CC BY-SA

Sheet: /RegisterB/

File: register.sch

Title: Simple As Possible computer by Ben Eater


Size: A4

Date: 2017-05-10

Rev: 1

KiCad E.D.A. eeschema (2014-03-19 BZR 4756)-product

Id: 4/12



Schematic capture by Vincent Sanders

Schematic released as CC BY-SA

Sheet: /Register/

File: register.sch

Title: Simple As Possible computer by Ben Eater

Size: A4


Date: 2017-05-10


Rev: 1

KiCad E.D.A. eeschema (2014-03-19 BZR 4756)-product


Id: 5/12

Rev: 1
Id: 6/12





LOAD \triangleright $\overline{\text{LOAD}}$
 CLK \triangleright CLK
 RESET \triangleright CLR
 WENABLE \triangleright $\overline{\text{WENABLE}}$
 RENABLE \triangleright $\overline{\text{REENABLE}}$



Instruction register
 Schematic capture by Vincent Sanders
Schematic released as CC BY-SA

Sheet: /IR/
 File: instructionregister.sch

Title: Simple As Possible computer by Ben Eater

Size: A4	Date: 2017-05-10	Rev: 1
KiCad E.D.A. eeschema (2014-03-19 BZR 4756)-product		Id: 10/12

