{"payload":{"header_redesign_enabled":false,"results":[{"id":"759402474","archived":false,"color":"#adb2cb","followers":2,"has_funding_file":false,"hl_name":"Fede-26/sap-1-fpga","hl_trunc_description":"SAP-1 implementation in VHDL for the Sipeed Tang Nano 9k","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":759402474,"name":"sap-1-fpga","owner_id":34000603,"owner_login":"Fede-26","updated_at":"2024-02-19T14:51:24.370Z","has_issues":true}},"sponsorable":false,"topics":["vhdl","sap-1","gowin","sipeed","sipeed-tang-nano-9k"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":67,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AFede-26%252Fsap-1-fpga%2B%2Blanguage%253AVHDL","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/Fede-26/sap-1-fpga/star":{"post":"TKWHtDl4UjoCccALjs_d5Y6WhB9ixLmKPT_CEagwzKcLQDtUrp_qcrbErbmHGeF5t-yueBnunpHBeAHl5wl2nQ"},"/Fede-26/sap-1-fpga/unstar":{"post":"JgIR70Rm_4qHX09wr6fPbNb-VItCwPSbIuhezTeCULqkK99zN5d_8_NjFpSqtptogWKMCspoVDyDcueZdTOcyA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"Y025voF_VVaIMHVssYh91kuPRiTT7JLHnkHGDYBesDZ4oZtHVID1UiSaBTfF4tcNVlANhIEJhJQwutykb4BAgw"}}},"title":"Repository search results"}